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SUMMARY
Differential and Integral equations can be solved.by theUse of 
Analog and general purpose digital computers.
Solution methods, accuracy and solution times for each type of 
computer are described, followed by the introduction of the Digital 
Differential Analyser (DDA) as a special purpose computer for dealing 
with these equations. The principal unit of a DDA is the digital 
integrator and one example of achieving digital integration is explained.
A full description is then given of the application of DDAs to 
equation solving together with the use of many integrators and the 
methods of data transfer between them. Programming and scaling are mentioned 
and interconnection methods introduced.
Various integrating structures are described and the two main 
methods of organizing groups of integrators to form a DDA.
Reasons for the choice of the Y/R integrator, its operating 
algorithm and the type of data transfer are discussed and this leads to 
a feasibility study which covers all the system design aspects of the 
two types of constructed machine. The logic, engineering design and 
hardware implementation of "Uniwic” and "Padawic" then follows and 
the resulting tests on these machines shows that their practical perfoimance 
is superior to that predicted in the feasibility study. Explanations 
are given for the operational failures which occur at very high clockrates.
A survey of interconnection methods is followed by a discussion 
giving the advantages of an electronic, programmable interconnection 
system for use with the existing integrators. One particular system is 
chosen and its logic and engineering design are described. The practical 
performance of the constructed units is noted and the combined behaviour 
of integrator/interconnect unit is discussed.
Some suggestions for obtaining higher speeds and smaller, economical 
integrators are made in conclusion.
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CHAPTER 1.
GENERAL BACKGROUND
The Digital Differential Analyser (DDA) is a special purpose electronic 
computer whose main application is the solution of differential or integral 
equations using digital integration techniques.
Differential equations may also be solved by the use of general purpose 
digital computers or analog computers. Solution methods that are adopted 
depend on the type of machine and the way that the computation process is 
carried out.
1.1 Analog Computers
The analog computer consists of a number of electronic functional units, 
each unit designed to perform one, fairly complex, operation. All the hardware 
required for the operation is contained in the individual unit. Integration 
and Summation are the principal unit functions.
Numerical data are represented in the machine by time-varying voltages 
whose amplitude is proportional to the magnitude of the number. Data in this 
form means that the individual computing blocks are able to respond immediately 
to changes of variable at their inputs. Hence outputs are instantaneous and 
continuous.
The solution of a problem involves the interconnection of a number of 
blocks, the total required depending on the complexity of the problem. Very 
often each block simulates a component part of a real system and the 
interconnections follow the paths of the real structure.
The connections between blocks are made by using a panel where the inputs 
and outputs of each block are located. The appropriate terminals are then 
plugged or ’patched1 together, usually by flying leads. The mechanical 
arrangements permit the panel to be split into two parts so that different 
problems can be patched up on separate boards. By plugging in the appropriate 
board to the machine, the computer can be rapidly set up for individual 
problem solution.
1.1 . 1
The basic unit of the computer is the integrator which in its simplest 
form consists of a resistor in series with a capacitor. The integrating 
process stems from the inherent current/voltage characteristic of a 
capacitor.
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Expressed analytically:-
v(t) = Jidt
Note that the output is in the fora of a voltage, and the input in the form of 
a current. Electronic circuitry is used to make i a linear function of an 
applied input voltage, so creating units with compatible inputs and outputs.
The standard integrator takes the form as shown in fig. 1.1.
From fig 1.1., if 1 Al is very much greater than 1:-
v,,(t)
e 5^" J v1dt + 1^5 J v2dt + O
For one input, v (t) = - ^1- I v.*  o RC J a
u
V-dt
dt m
If T ss CR, the amplitude of vq for a given v.^ and t, is inversely proportional 
to T. The sign inversion is a result of the shunt feedback used in the integrator. 
Integration is performed with time as the independant variable.
If the component *0* in fig 1.1. is replaced by a resistor R^ , the equations 
established are:-
,T —^  MM____________________________________ _
R2 %
Rf Rf
This provides the summing function.
1.1.2.
Mechanisation of the solution of a differential equation on an analog 
computer starts by reforaing the original problem into a machine equation.
This machine equation is then solved and the solution translated back to the 
analytic form. An example illustrates the method:-
The well known second order linear differential equation for the current 
in an oscillatory circuit is:—
T d2i p di i , _
a ?  ®  + c ‘= 0 *
This is rewritten as:- y„ + Ay' + By = 0 _______  (1)
R 1where A and B are constants equal to j- and respectively.
To set this up for machine solution, it must be recast into:-
y" = - (Ay1 + Sjr)----------------------- (2)
By inspection of this relation, it becomes evident that the right hand side of
(2) must be obtained by successive integration of the term on the left hand
side. They must then be added together and multiplied by - 1 to obtain the
desired equality. The interconnection of the units is shown in fig 1*2*
CM
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In this figure, consider the o/p point. Let the waveform appearing here 
represent the function y(t). At 'Q* it will = - y(t). At *R' the wavef onn 
must he that of y1 (t) since the output of the integrator yields y(t). At 
'S'-yn(t) must exist because of the additional stage of integration.
Potentiometer R^-j multiplies the wavefom amplitude at 'R* by 'A'
(scaled so that IAI is less than 1) and potentiometer R ? multiplies y(t)
P
by 'B1. The form of the solution may now be seen by observing that at 
point 'S', the resultant waveform amplitudes are: Ay(t) + Byf(t) = - y"(t) 
at every instant which is synonymous with eqn. (2), The output waveforms 
may either be observed on an oscilloscope or periodically sampled and a 
measurement taken.
The linking of problem variables to machine variables comes under the 
heading of 'scaling’• In general scaling should be such that the total 
range of values of a problem variable is contained within the dynamic 
range of the corresponding machine variable. Incorrect scaling can cause 
machine overload, and although nd damage occurs, the solution is void and 
the problem must be rescaled. Initial conditions are set in to the appropriate 
integrators by charging the integrator feedback capacitor to the required 
value,
1.1.3* Analog Computer Performance.
Solution accuracy is limited by the drift performance and restricted 
bandwidth of the amplifier and the stability of the components.
1.1.3.1. The Integrator,
The integrator should be capable of handling very slowly varying inputs 
or even inputs that stay at one level for long periods of time. The amplifier 
must therefore maintain its gain ( IAI ) down to zero frequency. At the same 
time the upper frequency response should be high so as to cope with input 
functions having high rates of change with time. The upper value is limited 
due to the increase of noise with larger band widths and the onset of 
instability caused by phase shift in the amplifier active components. The 
drift, which is change of the output voltage for a constant input voltage, is 
mainly a result of the direct coupling and the change of parameters of the 
active devices near the amplifier input. These changes are caused by 
temperature, ageing, and variations in H.T. voltage etc.
If the amplifier contributed no error, then the ultimate accuracy would 
be decided by the stability, with time, of the values of resistor and 
capacitor.
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1.1.3.2.
The precision to which potentiometers can he set and hence the 
multiplying factors depends on the resolution and linearity of the device 
and the mechanical quality of the turns counting mechanism. The inherent 
accuracy of any readout unit must be taken into account.
1.1.3.3. Performance Limits.
The best accuracy that can be maintained in the short term is in the 
region of 0.01 $*. At this figure, the highest rate of change of input variable 
possible corresponds to a frequency of 20 Hz. In certain other cases, 
particularly where iterative techniques are in use, and long term accuracy 
is less important, input rates of 2 to 3KHz are possible at an accuracy of 
1 - It is sometimes possible to restore amplifier conditions to as they
were at the start by correcting for drift between computations.
1.2 Digital Computers.
The basic General Purpose Digital Computer has a structure consisting of 
a store, an arithmetic, or processing, unit and a control unit. The store holds 
numerical data together with lists of instructions (program), and the arithmetic 
unit processes the data according to the stored program. The control unit 
co-ordinates the functions of all units in the machine. Data, and instructions 
are represented by a series of pulses or by tiro levels of voltage, or current 
arranged in a coded forn. This representation leads to discontinuity in the 
processing and transmission of data since any given number or instruction 
has to consist of a number of pulses. This group of pulses takes time to be
processed and within this period, new data cannot be accepted.
1.2.1.
The basis of computer operation is a program that causes the machine 
to perform a specified activity. The instructions are stored and the computer 
executes them sequentially. An instruction step.- and the associated data cure 
read from the store, passed to the arithmetic unit and after processing cure 
returned to the store. The next cycle then proceeds under command of the 
program control unit. The order in which data is operated upon, and the 
operations carried out on it are totally dependant on the program entered 
at the start.
Since program and data are represented in the machine identically, 
the computer is able to modify its program material. It can either do this 
during a solution or output a new program at the end of a problem.
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1*2.2* Solution of Differential Equations.
Unlike the analog computer, the digital computer cannot form a 
machine equation to match the problem equation. The only method is to 
utilise the arithmetic operations available in the machine by calling them 
up, as needed, by program. This leads to the use of techniques based on 
numerical analysis and, in particular, to numerical integration methods.
The first and most important choice is that of the algorithm that is to 
be used for integration. An algorithm is a series of arithmetic or procedural 
steps carried out in order on a group of numbers to produce a defined 
mathematical step. Since the digital computer has the capability of producing 
any pattern of sequences, the algorithm can be as complex as needed to produce 
a given accuracy. The type of integration that is involved in this type of 
computation must have a starting and a stopping point, ie must lie between 
an upper and a lower limit. The process therefore implies the use of definite 
integrals and no great mathematical rigour is lost if appeal is made to the 
idea of an integral defining an area.
The simplest algorithm is shown below. It is a member of a large group 
which has the general heading of ’Forward Integration Techniques’^
Consider the general 1st. Order equation: y* =* f(x,y) (l).
The solution to this is plotted in fig.1.3* The basic assumption of the ’’Euler” 
method is that the function f(x,y) stays constant at its initial value 
f(x. ,y.) over the interval x. ^ x ^ x . ,, •1 1 X X • I
From the fig 1.3, it is known that the solution passes through the point
xo,yo. if dy^ and dx^ are finite quantities then, from (1),
dy. & f (x. ,y. )dx. or dy. ^  Fr(x. )dx. where F’ has the usual meaning.
^ i  - 1 1  i *i i i
^  yi+i = + dyi-
The method is seen to predict the next value in the solution y = F ’(x)«
Note the implication that tinder the curve f(x,y), integration is taking place
by the process of summing the elementary rectangles Y.dx., where X. is an1 3-
ordinate of f(x,y). From fig 1.4, if Yq is the initial value of ~  , then
A = ^ dx. and B = (XQ + dy^)dx and solution at + dy^)dx.
1.2.2.1. Accuracy.
The accuracy of the algorithm discussed in the previous section is not 
high and worsens as x increases from the initial point x q, yQ. A method of 
improving the situation without changing the algorithm is to reduce the step 
length, dx. The improvement that this gives can be seen by inspection of
~=t
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figures 1.5 and 1.4. In the case of fig 1*5. the smaller step gives a
value of that is nearer to the correct value. In fig 1.4 reduction in
dx means that for a given interval along the x axis, many more elementary
rectangle are involved. Thus areas omitted between the envelope f(x,y)
and Yjdx is reduced and a closer approximation to the true are is obtained.
This can be compared to:XTdx which is one definition of an integral.
dx-s-0
Another way of viewing the situation is to observe that the smaller 
the dx, the closer the solution stays to the initial point for the same 
number of steps.
The disadvantage of taking a larger number of small steps is the time 
consumed in the additional processes required. Each step involves a 
multiplication and an addition and at least four storage locations. The 
use of a complex algorithm can reduce the number of computer operations, 
and save time. Each individual step will require more calculation, but the 
greater complexity permits much longer steps (larger dx) to be taken in a
2problem solution. An elementary example is known as the modified Euler-Cauchy. 
This takes the approximate values of y^ found in the Euler method and uses it
to determine an approximate slope at y^. The slopes at yQ and y.^ are averaged
and this value is assumed to hold over the interval dx. A value dy^ is now
calaulated and from this, a value y!. It can be shorn that the error is
5 1 2proportional to dx and in the Euler case proportional to dx .
One of the most sophisticated algorithms involving forward integration 
techniques is the Runge-Kutta method? It allows the step length (dx) to be 
varied throughout a solution and forms the next value of y in the following way:
k1 = f(zn/n)&
*2 = f(xn + ^ dx, yn+4k1 )dx
k j = f (xn + -Jdx, yn + -Jk^dx
k4 = £ (xn + yn +
d7 = \ (kj + 2kg + 2k^  + k4)
then yn+.j = yn + dy corresponding to x = x^ + dx. The errors in this method 
are proportional to dx'*.
1.2.2.2.
Any digital solution, irrespective of the complexity of the algorithm, will 
be subject to the two fundamental errors of a digital system. The first is due 
to the sampling or quantising procedure, which means that data is only accurately , 
known in the sampling period. At all other times the sampled function can take 
any value.
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The second relates to the time to process the input data. The output 
will he delayed by the time required for the processing to take place, and 
therefore outputs do not appear during the sampling period that determines 
the input. Another error arises from the fact that a quantity of information 
can oxily be represented by a finite number of digits so that there is always 
an incomplete representation of data within a digital system. This is known 
as "round off" error.
1.5. Digital and Analog Compared.
Both forms of computer suffer from errors as already shorn. The types 
of error are distinctive; the analog computer will not be affected by 
quantisation or round off because information is relayed round the machine 
in an exact and continuous manner. It introduces error by altering the 
information, other than in the required way, by means of drift and component 
value changes.
The digital computer receives discontinuous information in the form of 
numbers rounded off to some finite accuracy.
1.3.1.
The digital computer ultimately has the greater accuracy in the solution 
of differential equations given the correct choice of algorithm and the time 
to perform the solution. Any degree of accuracy desired may be obtained by:
(a) Sampling the function at a higher density.
(b) Representing input data with a large number of bits.
(c) Choosing a method of solution which involves many small dx 
steps together with a high order prediction of dy^+  ^•
1.3.2.
There is a limiting accuracy to the analog computer determined by the 
quality of the components, amplifiers, potentiometers and engineering design 
generally. This accuracy can only be bettered by the use of another machine 
which has even better quality components.
It is impossible to manufacture a component that shows no variation of 
its initial value with changes of its environment. Thus any analog machine 
must suffer variations, at least equal to any single component variation and 
at worst, the algebraic sum of all the component value changes.
1.3.3.
The analog Computer will solve most of the usual equations more quickly 
than its digital counterpart. This is true for a given accuracy, provided the 
accuracy is within the capability of the machine (see section 1.1.3*3. )•
page 8
Because of this speed advantage, analog techniques are used in modelling^ 
or simulation, of processes having high rates of change with time and 
therefore requires fast computation to extract operating data. Computations 
like these are.is.aid to he carried out in real time since there is a one-to-one 
correspondence between the process and computer solution of the problem.
Similar arrangements involving digital computers, are seldom found 
because of poor speed performance.
1.4* Hybrid Computers
A combination of digital and analog systems are used in the construction 
of a Hybrid computer. Input data is presented in continuous form and is 
handled by the analog section. Changes of initial conditions, and changes 
of interconnections between analog units, and other logical decisions are 
controlled from the digital section. Digital to analog convertors and analog 
switches are used to interface between the two. The whole machine has the 
speed of the analog computer combined with the programming flexibility and 
memory capacity of the digital side. The peripheral equipments associated 
with digital computers are available to operate and receive instructions 
from the analog section via the appropriate convertors.
Preliminary calculation is usually carried out digitally to set the 
potentiometer values for scaling purposes, together with any settings 
required for function generators and the like. Typical of the other 
housekeeping’ duties of the digital side is the detection of an out of 
range integrator during a run followed by the compi Cation of the new values 
of potentiometer settings, etc, to avoid further stoppages.
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CHAPTER 2.
THE USE OF TIIB PDA IN COMPUTATION
2.1. Introduction.
The organisation of a DDA computer resembles that, of the analog computer; 
a number of interconnectable units each capable of performing one or two 
quite complex arithmetic functions. Every unit has the means of producing a 
desired output from inputs supplied. All arithmetic operations are executed 
digitally.
The basic unit is the integrator which performs an approximate form of 
integration on input digital data. The output is also in digital form.
As with any digital system, the mathmetical process that is implemented 
and its accuracy is highly dependant on the choice of algorithm.
2.2, Algorithms,
The algorithms used are similar to those used for differential equation 
solution in digital computers (Section 1.2.2.)*
Euler Prediction (See fig 2.1.)
Assume that f(x) is integrateable. Let x^ - x ^   ^j = dx^
it is assumed that y ^ ^  ^ is the value of f (x) for the whole of the 
interval dx.,l
Area of shaded portion = y^_^ ^ X dx^.
The dominant error in this case is dx. (y. -y/. ,\)
2
This should be compared with the Euler method discussed in Section 1 .2.2. 
The same comments regarding accuracy apply in this case.
Trapezoidal (see fig 2.2.)
here, dy.. = dx±f» ( x ^  j), and y± = 7 (i „ 1 j + &y±
The area of the shaded portion is y ^   ^).dx^ + dx^.dy^
2
2
The dominant error is now in the dx^ term.
In both, the area under the curve approximates to:
a) In the case of Euler:
R R
7_ + S  y, dx. - = y + J  f(x).dx o ic=1 a. a o ^
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b) In the ease of Trapezoidal:
n n
y0 + ! E i W L - toi + =  s0v+ f  f W . a x
2 1
There are more elaborate methods derived from Taylor’s Series and
which involve knowledge of the higher order differential coefficients at
each x.. DMs have been proposed and designed using highly sophisticated 
4algorithms _*
22.3 The Digital Integration Process.
A qualitative idea of digital integration can be gained by considering 
a particular hardware structure which involves the simple Euler algorithm 
described above. The structure is shown in fig 2.3.
In this figure,'Y' and 'I* are registers which are composed of a 
number of storage elements each with a capacity of one binary digit (’bit’). 
There are many more storage elements in 'I' than in ’Y’ , hence register 
'I1 is ’’longer” than ’Y’*
The following cycle of events takes place: The contents of the Y
register receives an increment, dy, that can take one of the three values 
+1, 0, -1 where the 1 refers to the bit stored in the least significant 
element of Y. The adder at the command of each of a number of dx pulses 
adds the current contents of Y and I and places the resultant sum in the 
I register. The Y register retains its value. This completes the cycle 
which is known as an iteration period. Each, iteration period is described 
by the dx^ (i = 1,2,3, N) pulse that occurs within it.
To see how this arrangement can be used for integration, consider the
following curve:- (fig 2.4.) ■ wJN
The Y axis is subdivided into equal dy intervals so that Y^ = 21 dy^ .
The actual value of f(x) is examined just after the start of a dx^ period, 
and the value is rounded down to the nearest dy subdivision below. Hence 
the f(x) seen in computation is shown outlined in the figure (f(x)). The 
area under this curve is easily found by counting the squares foimed by 
the dx^ and dy^ axes. In the figure there are a total of seventeen in 
the interval dx. „ - dx .
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In fig 2.3 let all the registers he cleared so that each has a zero 
value stored initially.
Iteration dy Y I
number
0 0 0 0 It is seen from the adjoining table
1 0 0 0 that the I register accumulates the
2 1 1 1 value representing area. At the end
5 0 1 2 of 13 iterations, the contents equals
4 1 2 4
the number of squares making up the
5 0 2 6 area under the curve.
6 1 3 9 The process can be formally stated:-
7 0 3 12 I
8 -1 2 14 1 J ; ---- --(1)
9 -1 1 15
and X. ^dy±
10 0 1 16
11 0 1 17
12 -1 0 17
13 0 0 17
2.4. Computation using more than one integrator.
Apart from the very simplest equations whose solutions involve the 
use of a single integrator, the majority of problems will need a number of 
integrators working together for their solution.
It is therefore necessary to transfer data from integrator to integrator. 
2.4*1. Transfer of Information.
Several basic assumptions must first be stated because they profoundly 
affect the nature of the transmitted data.
1) All hardware units implementing an identical mathematical function 
have an identical structure in terms of register lengths and input/output 
arrangements.
2) All units are capable of receiving and transmitting data at a 
defined rate and at specified periods.
The implication of (l) is that all integrators id 11 produce equally 
accurate results (given the same input data) and that all must receive and 
transmit infoimation in identical foim.
From (2) comes the definition of an iteration period which is the time 
taken for a unit to receive input data, process it according to the algorithm,
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and present the resulting information to the output store, (compare with 
the description given in section 2.3.) It follows that the iteration is 
the shortest period within which data can be received and transmitted.
Another important conclusion that can be drawn is that if an integrator 
can receive information every iteration, it must also be able to transmit 
data every iteration.' This can be'argued ;by 'supposing that there is a chain 
of cascaded integrators arranged so that the output of one supplies the dy 
input of its neighbour, and so on down the chain. The dy input of the 
first integrator is connected to some external source of pulses which 
provides a pulse every iteration. Prom (l) all the integrators are 
identical and process input data each iteration. If output data from 
integrators is available only every tenth iteration the second integrator 
will have its input updated every tenth iteration, the third, every hundredth 
iteration, and so on until the integrators far down the chain might be updated 
only once, or not at all, during a computation. This leads to the situation 
that an integrator is working to a lower level of accuracy than the 
integrator supplying its inputs. Thus accuracy is dependant on the position 
in the chain. If all integrators can transmit data every iteration, there 
is then much lower degradation of accuracy, with each unit working to its 
best performance.
2.4.1.1.
There are two fundamental ways of implementing information transfer 
between machines
(a) The whole of the contents of register 'I’ can be transmitted per 
iteration.
g o  The contents of the I register are allowed to build up to some
predetermined quantity, ’When this value is equalled or exceeded, a
pulse is generated and the quantity subtracted from the I register.
occur,
For every iteration that this does not^.a ’zero1 signal is sent.
It is now necessary to consider the greatest magnitude of data that
can be added to I in one iteration. This is determined by the maximum value
of integrand (which is stored in Y). This maximum figure is equal to the Y
register’s total capacity since this register must not be allowed to overflow.
It is a likely situation that the Y register is filled to capacity (Y E2ax) for
one or more iterations. At the end of each of these iterations, the I register
contents -will have increased by an amount equal to Y and this is theu max
greatest change of the contents of I that can ever occur. The maximum length
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of the I register is now established as being equal to the length of the
Y register, the arguments for this being obvious.
2.4.1.2.
The next consideration is the weighting to be given to the output 
data. In .order to obtain the highest resolution in a given length of Y 
register, input data is inserted into the position of lowest significance, 
(compare with integrator in Section 2.3). If this philosophy is maintained 
amongst all integrators, it follows that information stored in the highest 
significance of I must be introduced into the least significant place of the
Y register to which it is connected*
(i). The immediate implication of this is for method (a) that digits
of lower significance in I will not appear in the following Y register unless 
extra Y storage is provided. See fig 2.5. The additional storage holds the 
fractional part of Y, an imagined radix point being placed between the 
original and new portions of the expanded Y register. Strictly speaking 
any additional Y capacity should be used to obtain higher resolution, outside 
data being introduced at the new lowest significant end. This would require 
the I register to be lengthened (to equal the expanded Y). However the 
following Y register would have to be of even greater length in order to 
accomodate the new fractional part. The result is that ever increasing
Y register lengths, the more integrators that are connected.
One way of avoiding this situation is shown in fig 2.6. Only the digits 
stored in the shaded portion of the I register are transmitted.
(ii). Method (b) is much more straightforward. Only the most 
significant digit in I (when it has reached its maximum value of radix - 1) 
is transmitted to the least significant place in the Y register. In effect 
this is method (a) without the fractional part. Inevitably, method (b) 
transfer leads to greater inaccuracies, but system implementation is 
greatly simplified.
2.4.2. Increment of Integral
The integrator of section 2.3. is considered in isolation, and it is
not required to transmit data. The I register is of undefined length and
accumulates integral over a large number of iterations. Since information
is to be transmitted every iteration, it cannot consist of the total value
but only part, or increment, of integral, dz. The dz increments are produced
per dx (per iteration) and the integrator output can be expressed as:-
dz
dx
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Prom equation 1 this output can he put in terms of the inputs dy and dx 
in the form:-
az = r. .dx. =Jdy i   ---------------- (2)
2.4*3* dx as input
The dx terminal controls part of the arithmetic process within an 
iteration, and therefore it may he regarded as an input. Since all inputs 
must have identical forms the dx information will depend on which method of 
transmission, (a) or (h), is in use.
Equation (2) shows that the mathematical function of dx is to form the •
product the multiplication "being carried out once per iteration. Two
words, each Y in length are involved in method (a), whilst with method (h) max
one word is I long (Y.) and the other, dz, is one digit, max x
2.4*3*1* Weighting
The weighting of the dx input again determined hy considering two 
integrators connected so that the dz output of the first supplies the dx input 
of the second.
(i) Method (a) data transfer.
If dz.. is at its maximum value (Y. .) and the Y register of thev i max 17 °
second integrator is filled to capacity, then as described previously, I^ must
increase by the amount Y0 . Thus the dx value must be unity, and thec. max
magnitude of the dz value, related to the dx terminals which it supplies, is
as if the radix point had been placed at the most significant end of the
reduced I register. Taking an example of an integrator whose registers store
decimal digits, dz equals ° * max u
" 0*99999  which is sufficiently close to provide the unitymax 
dx value.
(ii) Method (b) data transfer
The dz at its maximum value is represented by a pulse. For all lesser 
values, there is no pulse and dz equals 0. Clearly multiplication by unity of 
Y^ must take place when there is a dz pulse present, otherwise no multiplication 
will ever occur and the interconnection is valueless.
Thus for both methods of information transfer, the dz weighting as seen 
by the dx terminals is identical. It differs from the dz weighting as seen by 
the dy terminals as already discussed.
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2.4»3«2. Negative■ Values.
Increments of integral may be negative. If negative dzs are applied 
as dy inputs, they are simply subtracted from Y^ , instead of added.
When applied as dx inputs, according to Equation (2) negative values of 
Y^.dx^ will be produced. In other words, assuming a positive Y, negative dzs 
will be generated from negative dx inputs. This can be mathematically 
justified by noting that implicit in the previous sections has been the idea 
of a definite integral in which x has increased positively from a to b, where 
b is greater than a. This is expressed in the usual way as:-
1 ydx 
Oa
where b is the upper, and a, the lower limit of integration. If the limits 
are reversed then! ydx is evaluated as a negative quantity since integration
Jb
is proceeding in the direction in which x increases negatively. It follows 
that:-
pa pb
I ydx equals! ydx, so that when - dx inputs (implying integration in
J b  Ja
the negative dx direction) are applied, negative increments of integral should 
be produced to account for the reversal of limits. The following table shows 
all possible combinations of the sign of dx and Y and the corresponding sign 
of the output increment, dz.
dx Y dz
plus plus plus
minus plus minus
plus minus minus
minus minus plus
2.5* The Digital Integrator in use.
The requirements of a digital integrator, based on the needs of a 
computing system are
(a) basic:
1) Several dy inputs
2) dx input
3 ) Storage units
• 4) Arithmetic unit 
5) dz outputs
(b) Refinements:
1) Programmable change of 
sign of dz
2) Change of register length.
3 ) Overflow detection in the 
Y register.
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Other functional "units that are useful and complete the repetoire of a 
D M  are:-
(a) Digital potentiometers
(b) Special fmotion generators
(c) Programmable interconnection system
(d) Input/output peripheral equipment.
2.5*1.
As has already been mentioned, the way of solving a problem on a DDA 
is very similar to the way it is solved on an Analog computer. Reference to 
fig 1.2. indicates the need of an integrator to have more than one dy input 
and also the requirement for some kind of digital potentiometer. The same 
figure shows a - 1 amplifier which means, in DDA terms, that the sign of the 
dz output of an integrator can be changed at will. Since the complement of a 
digital number is always present, the need for special sign reversers is 
obviated. Mathematical programming is facilitated if both the dz and its 
complement are available as outputs.
Change of register length and overflow detection are concerned with 
scaling which is discussed in a later section.
Section 2.4.3. introduces the idea of a number of integrators working 
together and it is clear that hardware means must be provided to interconnect 
the integrators. Ideally the interconnection should be as widely based as 
possible, all dz outputs being connectable to all dx and dy inputs of all 
integrators. This system should also be capable of being programmed, ie, 
set up in a similar way as a list of instructions is fed to a general 
purpose digital computer.
However, as is shown in later chapters, the practical interconnection 
system falls short of this ideal for a variety of reasons.
The control unit organises and controls the functions of all the 
separate units and the periods of time for which each is operating. Instructions 
from the programmer are entered into the unit and translated into commands 
acceptable by all sections of the computer. Initial conditions, potentiometer 
values, scaling constants, and interconnection data are fed in, and the unit 
distributes the infoimation to the required points. Sometimes the control 
hardware acts as an interface between DDA and a general purpose digital 
computer.
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2.6. Programming
Programming consists of all the operations necessary for the solution of 
a problem by DM. The first step is to decide on the number of integrators 
and the necessary interconnections.
2.6.1. Flow Chart.
The manipulation of a mathematical problem to a suitable form for the 
computer is done with the aid of a flowchart. Integrators, potentiometers, etc, 
are shorn in symbolic form, connected together to form a system equivalent to 
the given problem.
2.6.1.1.
Prom section 2.4.3*» the relationships
N
dz.= Y..dx. Y. = 5“ dy. are deduced.:. The suffix i is used to1 1 1  i 11 = 0
indicate a particular iteration. The general statements are:-
dz = Y.dx Y = 2*dy where dy and dx are inputs, dz an
output. Y represents the quantity stored in the Y register.
A widely used symbol for an integrator is shorn in fig 2.7. The dx input 
is shown as a single input and the subscripts arrached to each of the dy inputs 
indicates the particular input. The ringed number of the block identifies the 
integrator.
An elementary example of the use of the symbol shows how an integrator 
can be programmed to act as a potentiometer. In fig 2.8. all the dy inputs 
are zero and a number A, is placed in the Y register. Since
dz = Ydx, then dz = Adx. If the dz output is summed, the accumulated value will
equal A Jdx = A.x, ie the value of x multiplied by a constant, A. The dz 
output gives the incremental value.
In fig 2.9, the dz output is connected to one of the integrator's dy
inputs. The dx input is driven from an external source having a fixed FRF.
Since the dy inout is connected to the dz output, y.dt = dy, therefore dy = y.
dt
The solution of this differential equation is y = exp t. In this simple case 
the Y register contains the solution and since exp t = 1 when t = 0, the value 
1 must be placed into the Y register before computation begins.
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2.6.2. General Method
The two examples in the previous section indicate the procedure to 
follow when dealing with more complicated mathematical equation^. All 
2solutions of d y , dv, y, etc, must he accumulated as integrands in separate
, 2 dx dx
I registers. The incremental inputs to these are, by definition, the 
derivatives of the contents. The method therefore begins by expressing the 
highest order derivative in terms of all the other variables and assuming its 
existance as an integrand. The following steps require repeated integration 
which yields the lower order derivatives. The final step is to feed-back 
proportional parts of the lower order terms to the highest order derivative, 
the actual proportions depending on the original equation.
Consider the general second order linear differential equation:-
y" + Ay' + By = f(x). Then y" = f(x) - (Ay1 + By). Assume that y” 
exists as an integrand and is accumulated in the T register of integrator (1). 
The required dy inputs of integrator (1) are:-
(a) df (x)
(b)-A.d(y’)
(c) - B.dy
2The dz output of (1) = yudx - d y = d/dy\. dx is derived from an external
dx2
source of pulses. If dz^ is connected to the dy input of a second integrator,
(2), its Y register will hold dv and its dz output =/dy\ xdx = dy, provided
dx Vdx/
the dx input of (2) is identical to (1).
The third integrator, with dz^ as a dy input, holds y in its Y register. 
The output is y.dx which is not required.
The dz output of integrator (1) is also taken to the dx input of a fourth 
integrator whose Y register is preloaded with constant A. Its - dz output 
provided the (b) dy input to (l). In a similar way, the - dz output of a fifth 
integrator provides the (c) input for (l). The Y register of (5) is loaded 
with B and its dx input is supplied bythe dz output of (2).
The one remaining dy input to (l), which is (a), cannot be derived from 
any of the integrator outputs since it is a function of the independant 
variable x. The input can be supplied from either a subsidiary loop of 
integrators generating d.f(x), or if f(x) is a "Standard" foim, from a 
function generator. It is obviously necessary that both function generator
du
u.v
du
Figure 2.11
d (f (x))
dx
(2)
(3)
-A.dy
-B.dy
Figure 2.10
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and subsidiary loop must integrate with respect to a common independant 
variable of integration dx, and provide differential outputs. If, for example, 
f (x) = exp x, the use of another integrator connected as in fig 2.9. would 
be all that was needed to provide the necessary function. The dz output of 
this would directly connect to (a) dy input of (l).
Initial conditions are placed in the relevant Y registers so that if,
in the above example, dy = 0, y = 5 when x = 0, integrator (2) has its Y
dx
register initially at 0 and the Y register of integrator (3) is set to 3*
The appropriate initial conditions are set into the subsidiary loop.
In the majority of cases, only the complementary function is sought as 
a solution. In such a case, since the right hand side of the general . 
equation is zero, the d (f(x)) input is not required and the subsidiary 
loop can be dispensed with. The flowchart is shown in fig 2.10.
2.6.2.1.
In the above flow charts, the dx inputs have been supplied by some 
external source. Some examples are now given to show the programming 
flexibility obtained by the use of the dx input. Pig 2.11 shows the product, 
and fig 2.12 shows the reciprocal. In fig 2.12, the relationships of integrator 
(2) are:-
dz = l*d J_.dx = 1*JL = JL • Many other examples are given in Ref*B.
x x x x  2x
2.6.3. Scaling
1/hen a problem is placed in the machine, the problem variables must be 
scaled so as to fit the machine’s numerical range. Basically, it is the Y 
register that is concerned, since for normal situations, it must not be 
allowed to overflow. On the other hand, to maintain accuracy and resolution, 
registers should be utilised to near their maximum capacity as possible*
Scaling is accomplished by adjustment of Y register word lengths which 
gives the required ratios of problem to machine variables. Account must be 
taken of the maximum range of all the problem variables, the accuracy to which 
they must be represented, and the question as to whether the computation 
proceeds in real time.
2.6.3.1.
In deriving the scaling relationships for a single integrator all machine 
variables are considered as integers ( ie, the radix point is now placed to 
the right of the least significant cell of the Y register). Problem 
variables are represented by lower case letters and machine variables by 
upper case.
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The desired relationship for a single integrator in problem variables is:«
dz = y.dx---------- - - (l)
The equivalant machine equation is:~
dZ = Y . d X -------- (2)
IT
where N is a positive integer and equals a number that is greater by 1 than 
the maximum register capacity. Equation (2) holds for integrators using the 
method (b) type of transfer (Section 2.4.1.1.) It is easy to prove using an
integrator with single decimal digit capacity Y and R registers. A 1 is placed
in the X register and this value does not change. After 9 dX pulses, Y = 1,
R = 9. The tenth dX pulse causes R to overflow and there is one dZ pulse 
produced. Thus there is one dZ pulse for every 10 dX, i f Y = 1 .  If Y = 5 
initially, there will be 5 dZ pulses for every 10 dX pulses and so on.
To make equation (1) hold when using a machine whose characteristic 
equation is similar to (2), the following scale factors are introduced:-
Let dx = Sx.dX therefore x = Sx.X
dy = Sy.dY y = Sy.Y
dz = Sz.dZ z = Sz.Z
Substitute for dx, etc in (1): Sz.dZ = Sy.Y.Sx.dX
dZ = Sy.Sx.Y.dX------ (?)
Sz
to make (3) = (2), Sy.Sx = J_ and therefore Sz = Sy.Sx.N  --- (4)
Sz N
Let H be the value of a problem variable represented by a full register. It
is clear that M must be equal to or greater than Y , the highest value a
problem variable will reach in a computation. Hence.i-
H = Sy.Y^ = Sy.11 ---------(5)
Prom (4) and (5), Sz = K.Sx------------- (6)
Equations (4), (5), and (6) are used to determine the scaling for 
individual integrators. The scaling relationships between integrators are 
based on the need for computability which means that all integrators must
accept a given variable at a common scale factor. This rule can be broken,
a multiplication by the radix being the result.
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2.6.4.
The subject matter of the two previous sections gives only a brief 
introduction to the problem solving capabilities of the DM. The capability 
can be considerably extended by the addition of. units of a specialist nature; 
which may lie either in mathematical or control function area. One specific 
example is a device that changes the initial conditions by a pre-determined 
amount in as many integrators as desired. The incrementation can be carried 
out at any time on command of a pulse from the control unit.
2.6.4.1.
In the majority of cases, the mathematical or organisational functions 
of the different units can be created from the basic integrator by a suitable 
interconnection and a little additional hardware. This is satisfactory, 
provided that all the facilities of the integrator are involved and only a 
few of the derived units are wanted. In the case of the digital potentiometer, 
however, many are needed, but the full facilities of an integrator are not 
required (sum dy assembler). It is therefore uneconomic to use an integrator 
as a potentiometer. The better solution is to make an autonomous unit which 
provides a large range of multipliers with compatible inputs and outputs. The 
design study of such a unit and the advantages that arise from it are briefly 
covered in appendix 3*
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CEA-PTER 3.
integrating structures
Introduction.
Chapter 2 briefly introduces one form of digital integrator - the Y/r .
Other forms exist, and the choice that is finally made depends on which 
particular targets of high speed, economy, or special purpose application, 
are first in importance.
The available technology also has a considerable influence on the 
final design of a DM. This is demonstrated later in the chapter.
3.1. Binary Rate Multiplier
This is another form of digital integrator and the block diagram of the 
unit is shown in fig 3*1 and the waveforms in fig 3.2. All the components 
of the block diagrams are logic elements operating with the 0 and 1 binary 
variables.
The counter counts pulses received from the input line (dx input), 
counting taking place on the 0 - 1  transition of the input pulse. The 1 - 0  
transitions of the counter stages, seen from fig 3*2. to be non-coicident, 
provide an input to the gates. Other gate inputs are obtained from the dx input 
and the outputs of the address register, Y. If the most significant cell of the 
Y register contains a logic 1, the second, fourth, six and eighth input pulses 
will appear at the output OR gate. It is evident that for each of the 2n (n is 
the number of cells) address values that can be stored in Y, there is a 
corresponding number of pulses routed through to the output OR gate. Since 
the transitions are non-coincident, the gated output pulses will never overlap 
in time. The Y register is updated by dy pulses at regular intervals during 
the operation.
A counter can be regarded as a simple integrator because the number of 
individual input pulses is held in the counter as a running total. If the 
input pulses are denoted by dx, the counter contents at any time can be written 
as:-
dx = x. SI dx approaches Jds as counter capacity increases.
From fig 3.2. the number of output pulses (z) from the OR gate can be 
written as:-
j f e X ---------------------- ( 1 )
n
2
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where
y is the value stored in the Y register of n cells, y can 
take any value between 0 and 2n.
X is the number of dx pulses required to recycle the counter (to 
bring the counter from the zero state back to the next zero state 
via the maximum value).
X is clearly a defined number of dx pulses, and if individual pulses are 
denoted by dz, then Eqn (l) can be written as:-
/ . dz = y.dx.k - - - - (1a)
where K is a constant dependant on the capacities of the Y register and counter. 
Since there is ad dy input,
r = £ a y  (2)
Equations (1a) and (2) have the same form as those in section 2.4.2. chapter 2. 
3*1.1. Errors.
It will be seen from fig 3*2. that Eqn (1) is always accurate when 
the number of dx pulses equals X or an integer multiple of X. When dx 
does not equal X, the resultant number of dz pulses may not obey (1).
As discussed in the previous chapter, integrators must be capable of
transferring information to other exactly similar units, and all outputs and
inputs must be compatible. With this form of digital integrator, there can
be a considerable number of dz pulses per X number of input pulses. Assuming
compatibility, it is possible to propose an example where the dy input of an
integrator is receiving dz output pulses and that the Y register is fluctuating
between values 011  --- 1 and 100------0 (ie about 4- Y ) In the worst' * max7
case, suppose that Y had the value 011--- 1 during the odd numbered dx input
pulses and 100--- 0 during the even numbered inputs. Inspection of fig 3*2
shows that every input pulse (except the first) would be transmitted through 
to the output. If the Y situation were reversed, then no dz pulse would be 
produced. Hence, this one pulse amplitude oscillation of the Y value can, 
depending on its phase relationship with dx, yield a maximum or minimum 
output rate. ‘The correct number of output pulses should be equal to X/2.
This error can be eliminated by preventing the Y register from changing 
its contents during the period of X dx pulses. When this is done, the 
modified unit still obeys Eqn (1a) and (2) provided a set of pulses on the 
dx input equal to X is regarded as a unit dx '’pulse”. Since there is now 
an identical situation to the integrator of the Y/R type, considerations of 
data transfer, weighting, and interconnection apply.
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The speed performance of the binary rate multiplier integrator is
inferior to the Y/R construction. If, as is usual, the number of cells in
1the counter is made equal to half the number of Y register cells , then the^ 
number of input pulses on the do: line required for one dx "pulse" (x) is 2 
where n is the number of Y register cells. The speed performance of digital 
integrators can be compared by estimating the number of clock pulses each 
requires to perform an iteration. It is assumed that Y register lengths are 
identical and have n cells. The number of clock pulses per iteration of the:-
(a) Binary rate multiplier is 2*^
(b) Y/R using serial arithmetic is n
(e) l/R using parallel arithmetic is 1.
Note that the lowest number of clock pulses is given in each case. When n 
is greater than 4, (b) requires less clock pulses than (a) and for a typical 
value of Y = 16 cells, (a) would require 28 = 256 pulses and (b) 16. Thus
(a) is 16 times as slow as (b).
There is the additional problem of coping with negative numbers and 
should the decision be made to use multi-bit transmission of dz, the use of 
the dx terminal is precluded due to the great difficulty of introducing the 
necessary multiplication, Yi.dxi into the Binary Rate multiplier schematic.
For these reasons, the Binary Rate Multiplier is not used for the basic
2unit of large DDAs. They are to be found as low frequency function generators
and special purpose computers executing simple, fixed program, computation.
5*2. The Y/R Construction
The Y/R type of digital integrator is the most commonly used structure, 
due to its superior speed performance and its flexibility in accepting 
sophisticated algorithms without excessive modification from the basic 
structure. It is the only form that will be considered in the remainder of 
this thesis.
5.2.1. Aspects of choice of algorithm
The choice of algorithm, and its translation into a workable form is 
most easily considered by writing down a list of the required arithmetic 
functions that must be performed by an integrator in an iteration period.
3.2.1.1.
The first step is to sum the dz outputs from other integrators which 
are appearing on the dy inputs. The value resulting from this is then added 
(at a predetermined level of significance) to the Y register Contents. The 
updated value of Y is multiplied by the current dx increment that lias either
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come from another integrator or an external source. Multiplication by dx^ 
of whole and/or fractions of current and/or previous sums of dy increments 
now takes place and the results stored. The R register is now updated by the 
appropriate addition or subtraction of Yi.dxi and other dx products of 
current and previous iterations. The final step is the determination of the 
magnitude and sign of the resulting dz and place it into the store. The dz 
is transmitted either between iterations or at the start of the next.
The steps can be summarised:—
Step Ko.1. Assemble input dy increments to form 'Sum’dy^ .
2. Add fSum*dy. to Y. to form Y.* *i i i
3. Multiply Y^ by .
4. Multiply F| by ’Sum* dy^ by dx^ , F^. ^um* ^y^ dx^ etc
(F^, F^ etc are fractions)
5* Add (subtract) results of 3 and 4, and products from previous 
iterations to R to form R.
I  ■
6. Determine dz and store. R = R. - dzi
# ■
X and R are the latest values stored in the Y and R registers.
3.2.1.2.
These steps are now applied to two algorithms
1). 2nd. Order predictor Algorithm^
Step No. 1 .Assemble dy increments and foim product: 12 x ’Sum* dy^
2.Y* = Y (± _ 12. fS\mf
*
3.Form product dx^ . Y^
4.Form products, 17 ’Sum* dy^and^. ^um’dy^ , — store.
*
5.Create the sum, R ^  - -j)+ ^ i'^i + 17.’Sum'dy^ - 17.’Sum’dy^_^ 
+ 6. *Sum' <*y^ _ g)^0 ^o m  ^
6.R^ = R^ - dz. Store R^ in R, store dz.
2). Simple Buler Algorithm
Step No. 1. Assemble dy increments and form 'Sum1 dy^
2. Y. = Y f .  , \ + ’Sum' dy.1 (1 - 1;
*
3. Form product dx^.Y^
4. -
5. R. = R/. . \+ Y. .dx.1 (1 - 1; 1 1
* *
6. R. = R. - dz. Store R. in R, store dz.x 1 1 7
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The dependance on algorithm of the complexity of the individual steps is 
clearly illustrated in the above examples.
In every case, the sign of the output dz is determined by the rules set 
out in the table of section 2.4*3*2.* Chapter 2.
3*2.2. Practical aspects of choice of information transfer.
Section 2.4.1., chapter 2 gives the two fundamental ways of transferring 
data (dz) from one integrator to another. The dz output may be in the form 
of a word having a maximum length equal to the number of storage cells in the 
R register (method (a)) or as a single digit output described in method (b).
The two methods are now examined from the point of view of the amount of
hardware needed to implement them and the way in which they affect the solution
rate. The use of the usual binary notation is assumed.
3*2.2.1. Method (a)
This is the most expensive and time consuming method of the two • Suppose 
that in a collection of integrators, the dz word has a length of 8 bits. The 
transfer of these bits of dz can either be done serially or in parallel. If 
serially, only one wire is needed between the dz store and all the dy inputs 
to which it is connected. The bits are then ’shifted1 out and received in the 
input stores. This operation must clearly be carried out between iterations 
and the next iteration cannot start until the whole word has been transmitted. 
It is likely that the clock rate for this purpose is identical to that Used 
during the iteration. Assuming this, from section 3*1*1* (a), (b), and (c) 
it is seen that the ’transfer dz time’ could equal that of the iteration in 
the case of serial arithmetic or take four times as long as an iteration 
where parallel arithmetic is used.
To reduce the transfer time, the parallel method is adopted. Here, 
eight paths, one for each bit are provided, so that a single shift pulse is 
required, the data being received into all the dz stores concurrently.
Although this approach greatly speeds up the transfer (the speed is now 
independant of the length of dz) a new problem is created. The ideal 
interconnection scheme allows the dz of any integrator to feed a dy or dx 
input of any other integrator or integrators.
Suppose a DDA consisting of fifty integrators each with 7 dy inputs and 
one dx input. This means there are 64 input data paths per integrator and 
8 output paths for each dz. There is a total of 3200 data links to be 
controlled. Another way of emphasising the problem, using the same numbers 
is that for each of the 400 dx and dy inputs, there has to be a device that
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has as one set of inputs, the 50 sets (400 wires) of dz outputs from every 
integrator. The second set of inputs are controls to select one out of fifty 
dz outputs and connect it through to the input which it serves. Such devices 
are possible and can have a speed performance compatible with parallel data 
transfer. Providing this sophisticated level of hardware is obviously 
extremely expensive, and a simple cost analysis indicates that the above
X
interconnection arrangements would be about twenty to thirty times the cost 
of the basic integrator. To keep expenditure to reasonable limits, the use 
of serial techniques is almost obligatory with the attendant time penalty.
In steps 3 and 4 of the algorithm (section 3*2.1.) various products are 
formed involving dx as one of the factors. ¥hen it originates from a dz output, 
dx will be 8 bits long and the other factors multiplied by it will at least 
be as long, and in the general case, longer. The multiplication is essential 
for every iteration and must be performed before a single iteration can finish.
When considering the hardware implementation of the multiplication, there 
is a trade-off between complexity and operating speed. If it is done serially, 
the minimum number of clock pulses that will be wanted equals the number of 
bits in the longest word involved. This series of clock pulses must be 
isolated in time from those that shift the dz word between integrators, 
because Y registers must be updated before the multiplication begins. A large 
amount of time can be saved by the use of logic arrays which carry out the 
multiplication combinationally. No clock pulses are required so that the time 
taken depends on the propagation delays of the array. The number of elements 
and the cost is related to the bit lengths of the words involved. Clearly, 
the cost of the combinational multiplier is much greater than the serial 
implementation and may well be up to five times the cost of the basic integrator.
There is little to be gained by using a mixture of serial and parallel 
techniques. This is easily demonstrated with the use of a numerical example:-
Y/R integrator with Y = R = 16 bit capacity. Parallel arithmetic is used
for adding ’Sum* dy to Y and Y* to R. dz word of eight bits.
(a). Iteration time with basic integrators with parallel transfer and 
combinational multiplying is two clock pulses.
g o . Iteration time with basic integrator, serial transfer, combinational 
multiplying is equal to 2 + 8 = 10 clock pulses.
(c). Basic integrator, serial transfer, serial multiplication equals 2 + 8 + 1 6  
equals 26 clock pulses.
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(d). Integrator with serial arithmetic and then as (c) is 2+  8 + 16 equals 26 
clock pulses.
In (d) the 16 pulses needed for the multiplying function can also he used for 
the serial addition, since as each hit of Y*.dx^ is produced it can he added 
to the identical weighted hit of R.
It is seen from the above, that the introduction of serial techniques into 
an otherwise parallel structure causes the largest increase in iteration time. 
Compare the ratios ofs-
(i) T) = 5, (ii)c^=2.6, (iii) jl = 1.
a b c
dThe ratio - emphasises the situation where a change from parallel. to serial 
arithmetic leads to no extra time delay. The saving in cost, however is about 
seven times. By the use of all serial techniques, the increase in iteration 
time over the wholly parallel integrator is found from the ratio d/a which is 
15 times. The approximate cost saving is 50 times.
Before the large scale introduction of digital microcircuits, the use 
of parallel technigues was prohibitively expensive, so that serial methods 
had to he adopted. The one remaining way to speed up the process is to reduce 
the number of iterations for a problem solution by using sophisticated 
algorithms. This means that larger step lengths can be taken compared with 
those when the simple Euler algorithm is in use. Thus in the majority of cases 
the use of method (a) transfer is accompanied by complex algorithms to increase 
solution rate and preserve accuracy.
5*2.2.2. Method (b)
The essential feature of method (b) is that the output pulse can only
represent the values 0 or - Radix11 where n can be a positive or negative
integer. It follows that any multiplication (steps 5 and 4 of the basic
algorithm) consists of either:-
*
Yi . 0 = 0 
* + n +
or Y^ .- Radix = - Y| shifted to some higher or lower
significance depending on the sign of n. The multiplication has now simplified 
to a shifting operation which does not call for the provision of hardware 
multipliers. Taking into account the amount of shift (which depends on the 
weighting - chapter 2, section 2.4.1.2.), the relationship can now be written
vf +  -X- ^  ■ -X-
^i'^i = ~ ^i w^ere dx = - 1 • The sign of Y^ depends on the sign 
of dx (chapter 2, section 2.4.5.5.).
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The arithmetic unit, controlled by the dx input is an adder/subtractor
*
adding Y^ to Ih when dx = + 1 and subtracting Y^ from R^ when dx = 1. When 
dx = 0 no addition Or subtraction takes place.
Consider the Y/R integrator shown in fig 3«3. dz and dy increments can 
take the values + 1, 0, -1 when the level of significance of each is taken 
into account. In the diagram, dy increments are added in to the least 
significant cell of the Y register.
The production of dz involves the generation of a pulse when the R .
register reaches or exceeds a certain quantity. This quantity is then
subtracted from the total. In fig 3.3, the Y and R registers have an equal
number of binary cells (n). Let there be a constant value stored in Y (all
dy increments are zero) and let dx have a constant value of +1. Every iteration,
the Y value will be added into R and the cells at the higher significant end
of R will begin to receive binary 1’s as the R total becomes greater.
Eventually, at the end of some iteration, a 1 will appear in the highest
significant cell of R. The presence of a 1 in this cell is taken as the
generation of a non-zero dz. If the detected 1 is removed, or the cell is
n — 1otherwise cleared to zero, then a quantity equal to 2 has been subtracted 
from R ( the binary point is regarded as placed at the least significant end 
of R ).
The requirements of method (b) have been met. The 1 in the most
significant cell represents the dz pulse and its removal from the cell is the
subtraction of the fixed quantity. The output dz pulse is encoded and given
* .
a sign according to the polarities of dx^ and Y^ (see table in section 2.4.3*2, 
chapter 2). The binary variable stored in the I«S cell is interrogated at 
the end of each iteration to determine dz. When the cell holds a zero, dz 
is zero.
dyl, dy2, etc in fig 3*3 are summed to give ’Sum* dy which is added to Y.
3.2.2.2.1. dz transmission
Since dz can have three values, there are three items of information to 
be conveyed. The simplest method is to use the presence of a pulse as + dz 
and the absence of the pulse as - dz. Zero dz would be transmitted by 
alternate pulses and spaces, (ie a succession of + and - dz values). The 
number representation within the integrators has to be specially coded to 
produce the correct output pattern4. One wire is needed to connect an 
integrator dz output to a dy or dx input.
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Another method recognises the three separate states. A second pulse 
is combined with the generated 1 output from the most significant cell of 
the R register. An example of the resulting coding might be:-
+ dz 1,1 
- dz 0, 1
zero dz 0, 0
There are other combinations that are equally valid, and the choice of one 
can be made to give design advantages ( see chapter 5, section 5.5.1.).
There are now two pulses ( or "spaces”) per dz state and these can be 
transmitted serially along one wire in a given order so that the receiving 
inputs can decode to obtain magnitude and sign. This will require two clock 
pulses and the faster alternative is to provide two wires, one for each part 
of the dz code. Both pulses can then be sent concurrently, thereby saving
one clock pulse, dz outputs, dy and dx inputs now consist of a pair of wires.
3.2.2.3.
The discussion in section 3.2.2. gives guidelines to the choice of 
transfer method to be incorporated in the design of low cost, high speed 
digital integrators. The highest iteration speed is given by method (b) 
since it requires only a small period of time to determine the magnitude and 
sign of an output dz. The time taken to transfer information between 
integrators and any multiplication time involved at an input dx terminal are 
both minimised.
Method (b) is less accurate, but there is a compensating factor of the 
higher speed, which allows a smaller dx step length to be taken and this leads
to some recovery of accuracy in the final solution.
Accordingly, digital integrators whose design study and engineering 
design topics form the main body of this thesis (chapters 5.6.7, and 8) will 
incorporate the method (b) type of transfer.
3.2.2.3.1.
The targets of high speed and low cost also influence the choice of
5algorithm. It is shown in that there is little improvement -in accuracy 
with the use of increasingly complex algorithms when single bit dz transfer 
is utilised. For a sophisticated algorithm to be effective, the dz output 
must consist of a number of bits so that the actual value of any dz can 
be accurately resolved
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The simple Euler algorithm ( section 3*2.1.2.) is therefore used in the 
digital integrators designed and "built for this project. References are made, 
in context, to the implementation of higher order algorithms•
3*2.3 Humber representation
The parameters represented in differential and integral equations can 
have positive and negative values, and a PDA must have aniinternal numbering 
system capable of handling all input quantities. In every case, except method
(b) binary, the usual radix complement format can be applied. In a binary 
system, the radix is two and the representation is:-
Positive numbers:- O.XXXX
negative numbers:- 1.XXXX
The 0 or 1 to the left of the binary point is the ’sign’ bit. The bits 
tothe right are the fractional parts of the number, negative numbers are 
formed by subtracting from 2, the positive fractional counterparts. Hence:-
+  3 = 0.011 
- 3  = 2 -  0.011 =  1.101
3.2.3*1. Y Register
In a Y register of n cells, the most significant cell will contain the
sign bit. The largest positive value that can be held in this register is
equal to 1 - 2^~n, the largest negative value is - 1. normally the negative
numbers are restricted to a maximum value of 2^~n - 1, the - 1 state being
recognised as the Y register in an overflow condition. This state is reached 
1 nby adding 2 , the value of the least significant cell, to the maximum
positive value or subtracting it from 2 ""n-1. Since there is no sign bit 
to define the polarity of the bit stored in the existing sign bit, - 1 is
synonomous with + 1 as stored in the register. Hence 1.0000000 is a true
overflow condition.
In normal operation the Y register is not allowed to reach this value, 
but should it do so, a signal is generated and the computation stopped and 
the problem rescaled. In all other states, examination of the most significant 
cell of Y is sufficient to give the sign of the Y number.
Initial conditions (which are set into the Y register) are scaled to
correspond with equation values, and these are related to the Y register 
fractional values by means of the scale factor.
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3.2.3*2. dy. dx and dz
The sign of dz (which, generates dy and dx) has been discussed in 
section 3*2.2.2.1. Any convenient code can he used, provided there is a 
suitable conversion from dz to dy so that ’Sum* dy is in a form compatible 
with the Y register format.
3.2.3*3* The R register.
At the end of every iteration the most significant cell of this register 
is examined for the presence of a 1 which is then cleared to 0. The R 
register therefore cannot contain a negative number for longer than one 
iteration. It is easiest to regard the register as working with positive 
values only, with the binary point placed in the same position as the Y 
register. Under these conditions, the register lias lost half its storage 
capacity (all the negative numbers). At the end of some iteration, or at 
the start of computation, the R register cells may each hold zero. If there 
is any negative number in Y, when it is added into the R value, a negative 
dz will result. This is a consequence of the lack of negative number storage 
in the R register, rather than a genuine overflow. To overcome this, the 
R register is initially set to half its maximum (positive) value. Thus, 
for any given magnitude of a number in the Y register and whatever its sign, 
the same number of iterations are required to produce a non-zero dz. The 
R register may be adjusted in this way, since there is no need to examine 
the contents for mathematical purposes. Some numerical examples follow.
*
In the table below, R^ is the updated value of R^ during iteration i.
A constant is stored in Y, initially and ’Sum* dy^ is zero for all i.
Constant value stored in Y Y 
Initial value in R^  R^
1 R*
R *
2
*3
3 Rf
dz produced in 2 3^
column number:- R|'
*7
4 R§ 
1 B*
Compare columns 1 and 4» 2 and 3
•
1
1.111
2
1.111
3
0.001
4
0.001
0.000 0.100 0.100 0.000
*.11-1 0.101 x 0.101 0.001
0.110 0.010 0.110 0.010
0.101 0.001 0.111 0.011
0.100 0.000 *.000 0.100
0.011 *.111 0.001 0.101
0.010 0.110 0.010 0.110
0.001 0.101 0.011 0.111
0.000 0.100 0.100 *.000
*.111 0.011 0.101 0.001
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It is seen that when R is initially set to 0.000 (column 1) and Y is 
at the least negative value, (ref)* a negative dz is produced at the end of 
the first iteration. Another is produced at the end of the ninth. Column 
4 shows when the first positive dz is produced for Y = -J-. Columns 2 and 3 
illustrate for both Y = and - the dz pattern when R is initially set 
to 0.100. The - dz is produced at the end of the fifth iteration and + dz 
at the end of the fourth. The reason for the one iteration difference is 
that it is impossible to fill the R register to exactly half its maximum 
positive value.
The improvement gained by leading the R register to near half full, 
is considerable and with the Y values as in the table, the + and - dz 
will never be produced with a greater difference of one iteration for 
any length of register.
For some problem configurations, solution error is considerably
6reduced by initially setting R to half full •
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CHAPTER 4»
PDA ORGANISATION.
Introduction
With the Y/R integrator as the principal element, there are two basic 
ways of assembling them into a computing structure oriented towards the 
solution of differential and integral equations.
The previous discussion of the operation of many integrators, their 
interconnection and the data flow between them, has assumed the existence 
of integrators as individual entities. Although basic ideas are more easily 
described by the assumption of such a structure, it may in reality not be the 
best from an economic point of view, or not even possible due to the limitations 
of the prevailing technology.
The arrangements to be discussed in these first sections have come 
about because the development of PDAs has run alongside the development 
of the general purpose digital computer. The evolvement of the technology 
of the latter has always assisted the system and detailed design of the 
former and led, either to greater economy or faster solution rates.
4.1. Sequential PDA
The sequential DBA was the earliest of the digital integrating structures 
to appear. In construction, it resembles the general purpose digital 
computer in that it has one arithmetic or processing unit, a store/ and 
operates in a fixed sequence predetermined by a program-. Thus there are no 
individual integrators at all, and an ’integrator* is ’created’ by the 
presentation to the arithmetic unit, at a specific time, of all the data 
relevant to that integrator. After processing the data is returned to the 
storage unit, new data is abstracted and the conditions set up for the next 
integration.
The iteration now occupies the time required to carry out all the 
integrations that a solution calls for. If there are ten integrators needed 
for a particular problem, them one iteration will take from the beginning 
to the end of the processing of the ten integrations in a fixed sequence.
The period for any one integration is known as the integration time (t ).
It follows that solution rate is now dependant on the numbers of integrators 
required for the solution. In practice, given there is a storage capacity 
to provide II integrators, then all II are processed and the iteration time 
is equal to N.T, where T is defined above. The solution time is I.N.T. 
where I is the number of iterations needed to give sufficient accuracy to 
solution parameters.
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The interconnection problem, which influences the way the data is 
distributed amongst integrators, is here confined to the complexity of 
the link between the store and arithmetic unit. The decision as to which 
set of output dzs shall go to given dy or dx inputs is determined by the 
correct data removed from the store at the correct time. This action is 
controlled by the program: the main emphasis of interconnection problems 
tends to placed on the software, rather ,than on the hardware side.
The use of multibit word dz requires a dxa.11 multiplier, extra storage 
capacity and a multiple path link between store and arithmetic unit. Additional 
control unit'.hardware is also needed.
The block diagram of a sequential DDA is shown in fig.4.1. The 
nomenclature used is as follows
Y.(i).n. where (i) is the integration step number and n 
is the integrator number.
The description assumes that in fig 4.1. there is storage capacity for the 
equivalent of ten integrators and that the simple Euler algorithm is used. 
Ternary dzs are produced.
As shorn, the total storage is split into two sections, store 1 handling 
all the increments, and store 2, the Y and R words. The arithmetic unit 
consists of an adder/subtractor, means of assembling ’Sum1 dy, and an 
overflow detector, and dz sign encoder. There is also a small amount of 
storage capacity. The control unit initiates integrations by sending command 
pulses to the stores to read out wanted data. It also has a organisational 
function within an integration period, commanding the arithmetic unit to add 
or subtract and enabling the overflow detector at the correct point in time.
4.1.1. Operation
Store 1 has a basic 20 digit capacity which enables the ten encoded dz 
values to be stored. At the start of an integration, ("integrator j”) a 
command pulse is sent to store 1 together with address information from the 
program. The first clock pulses of the iteration, shift out the selected dz 
increments in any order and they are assembled as a weighted word by means of 
a forward/reverse counter in the arithmetic unit. This has produced the 'Sum* 
dy for the following integration ("integrator k"). The ’Sura’ dy for the 
current integration is being added to the appropriate Y word (Yt (1 - 10)*j) 
which is being read out from store 2. The resulting Yif (l).j word is added or 
subtracted to Rf (1 - 10).j also transmitted from store 2. The required 
dx.(i).j. comes from store 1 under command from the program. After this
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operation, the most significant bit of R. (l).j is examined for the presence 
of a 1. If it is there; the resulting non zero dz increment is encoded 
according to the sign convention and returned to store 1. YS (l).j and 
m  (V).j replace Y* (1 - lo).j in store 2. The next integration step 2, 
concerned with integrator k non proceeds. The iteration ends when Yt  (10),s 
and Rf (10).s are returned to store 2 and dx.(10).s is in store 1*
The above series of operations can be shown in chart form. In fig 4.2 
there is an N integrator capacity. As is shown in this figure, the 
acquisition of the next integrator’s ’Sum1 dy in the current integration 
step, leads to some economy in time. Further time is saved by concurrently 
reading out ’Sum’ dy.(i).j., Y? (i - ll).j and performing the addition bit 
by bit at the same time. Connecting another adder to the output of the ’Sum’ 
dy, Y adder enables simultaneous read out of all the parameters from stores 
1 and 2 and concurrent adding of ’Sum’ dy.(i).j to Y? (i ~ N).j and Y£ (i).j 
to Rt (i - H).j. '
4.1.2.
The overlapping by the formation of the following ’Sum* dy leads to a 
situation, where if two adjacent ’integrators’ are cascaded a particular 
solution will be generated, but non-adjacent integrators cascaded give a 
different result. A simple example is one integrator’s dz output connected 
to a dy input of another. This could be programmed to cause the dz output of 
integration step i to be the sole dy input for integration step j. However, 
the dz step concerned in the transfer, would be the one produced exactly one 
iteration ago, because ’Sum’ dy.(i + l).j is formed at the start of the ith 
integration step. Hence dz outputs generated in iteration period, Q, are 
being Utilised in the next iteration period Q + 1. If the program is amended 
so that dz.(i). forms the sole input of integration step k, then ’Sum’ dy.(i+2).k 
is formed at the start of the jth step, and is obviously available at the 
start of the kth step. In this way, all dzs produced within one integration 
are processed within the same iteration. The same anomaly can occur if a 
dz connection is programmed as a dx input.
These two different computing modes, unique to the sequential DDA, will 
in general produce different solutions for a given problem schematic. The 
effect that the two methods produced on the Sine/Cosine loop is discussed 
in Ref ,B- .
4.1.3.
When the concept of the DDA was first proposed (about 1948), the 
only possible form which computing hardware could take was within the
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sequential structure. The reason was that considerable effort was being 
placed in the development of many kinds of electronic storage devices.
These were needed for the general purpose machines of the period and it 
was vital for their commercial success that the price of storage was kept 
low. With this impetus, the storage requirements were met and a number of 
different types produced.
The same pressure of development was not applied to the arithmetic 
because of the relatively simple function demanded of it. In any case, the 
amount of actual arithmetic in the general purpose computer was small compared 
to the collating and storage procedures required. It was inevitable that a 
PDA would have to include as much storage and as little arithmetic hardware 
as possible to keep the costs comparable with rival computing structures.
The sequential arrangement therefore results, in an effort to solve the 
design problems of a computer which requires a much higher arithmetic/storage 
capacity ratio than the GP counterpart.
4.2. Simultaneous DDA
The form that the simultaneous DDA takes has already been basically 
described in chapter 2, section 2.3. - a number of interconnectable units
each capable of performing quite complex arithmetic functions.
Each integrator must have an arithmetic unit, Y and R register stores 
and dz stores. Means of connecting units together, preferably programmable 
must also be provided. Central storage is not needed except for the more 
sophisticated uses involving parameter changes in optimisation techniques.
Since all units work simultaneously, the integration period as defined 
for sequential operation, is now equal to the iteration time. The solution 
rate is independant of the number of integrators needed and solely rests on 
the length of the iteration period and the number of iterations required to 
obtain a desired accuracy. The iteration time must be expanded to include 
the time of transfer of all dz information round the machine. Clearly, it 
can be arranged that integrators receive their new input information all at 
the same time. This period, called the interconnection time, occupies the 
time between one integration period and the next. Thus the iteration period 
is the sum of the tiro.
4.2.1.
The two different computing modes mentioned in section 4.1.2. cannot 
occur with the simultaneous DDA. Two integrators are taken as an example.
The single dy input of the second is supplied by the dz output of the first.
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During an iteration, the output of integrator 1 will he available at the 
end of the iteration and cannot be received by integrator 2 until then.
Hence the second integrator can only process this increment in the iteration 
following the one in which it was produced.
In some circumstances, the one iteration delay can lead to a form of 
error known as 1drift'; Drift error is present when, having integrated for 
M iterations in the positive dx direction, and then in the reverse direction 
for M steps, the original integrand lias changed value. The magnitude of the 
drift depends on several factors, not least the nature of the function which 
is being integrated and the algorithm in use.
Drift, and other errors relating to digital integrators are fully 
discussed in chapters 4 and 5 of Ref B ,
4.3*
The next sections briefly describe one example of implementing a 
sequential DDA. Chapters 5, 6 and 7 discuss the design and operation of 
individual integrators for use in simultaneous mode DDA computers.
4.3.1.
Pew full sized sequential DDAs have ever been made, but 'CORSAIR'
which uses a core store as the main storage unit is used successfully as
the complete digital computer part of a closed loop system, with a wind
2tunnel, which is used to simulate aircraft flight dynamic behaviour.
It was suggested that an inexpensive glass delay line could be used 
to replace the relatively expensive core store as the storage medium. A 
system and engineering design study was started to discover the economic 
and technical potentialities of a glass delay line used as a store in a 
DDA complex.
4*4* PDA using glass delay line.
The glass delay line proposed, is that used in television receivers 
working with; the PAL system of colour transmission. Since they are a mass 
produced item, they are cheap to buy and easily available.
4.4*1 • Specification and tests.
The delay time is 63*84 plus 0, -0.2 uSec at 25°C, and the piezo-Ceramic 
transducers at each end of the line are tuned at 4.43 HHz with a 3db band-width 
of 1 .8 KHz. The input impedance is 1000pF in parallel with 50 - 70 ohms.
The temperature coefficient of delay is plus or minus 1 ppm/°C approximately.
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Tests were carried out to establish the attenuation and degree of 
distortion. Pulses of various widths were applied to one end of the line 
and at the other end, the output was examined by means of an oscilloscope.
A number of terminations, of different value, were tried.
4.4.1.2.
The results from the tests indicated that:-
(a) Buffer-Amplifiers would be required at each end of the line to 
obtain correct and reliable interfacing with most forms of bipolar micrologic.
(b) The range of usable pulse widths extended f rom 75nSec to 500nSec. 
Below the lower limit, the pulses were greatly attenuated and mis-shaped, 
and there is the possibility of transducer noise producing unwanted signals 
at this level. Above 500nSec, differentiation by the transducer gives rise 
to two separate pulses corresponding to the leading and trailing edges of 
the input waveform.
Consideration of (a) and (b) gives the optimum operating frequency 
(PRF in the case of pulses) of 4.5 MHz as, at this value, attenuation and 
distortion are at a minimum. The line is capable of storing 280 bits at 
this PEP.
4.4*2. Application of-delay lines to digital integrators.
The glass delay line cannot be readily applied to the Binary Rate 
Multiplier (chapter 3, section 3.1.) since there is little need for storage 
with this type of integrator.
The Y/R integrator is discussed in chapter 3, section 3*2. and the 
sequential and simultaneous modes in sections 4.1 and 4.2 of the present 
chapter.
4.4.2.1. Simultaneous Mode.
In a single integrator, the glass delay line can replace the Y and R 
register’s. The separate items that are still needed are (i) ’Sum1 dy 
assembler, (ii) subsidiary shift register (for storing ’Sum’ dy) (iii) 
arithmetic unit, and (iv) dz stores.
There also has to be a separate shift register associated with the 
arithmetic unit, whose capacity is equal to the number of bits in Y. At 
the start of the ith. iteration, the least significant bit of ^  is
at the output of the line. This must be added to the least significant 
bit of 'Sum1 dy. The resulting least significant bit is now fed into
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the line and to the most significant end of the additional register. By 
the time that the least significant hit of ^  is at the line output,
the register is fully loaded with Y|wj and the addition of Y to R can begin. 
Bit by bit, values of are back into the line. Hence the need for
an additional register to store until it can be added to
The specification' of such an integrator would be
(i) The Y and R words can have a length of up to 140 bits.
(ii) Serial Arithmetic.
(iii) Minimum iteration time of 64 uSecs.
Obviously, the provision of an extra shift register (of 140 bits in 
length) is a disadvantage and abrogates the idea of an economical unit.
The next step is to consider the use of two delay lines per integrator, 
one replacing the Y register, and the other replacing the R register. Items
(i), (ii), (iii) and (iv) are needed, as in the previous case together with 
an extra serial adding unit. The additional shift register is not required.
The action is that the least significant bits of Y and R appear
simultaneously at the outputs of the respective delay lines. Y is added to 
’Sum' dy by the first adder and the second adder sums the updated value of
Y to R. If all the storage space in both delay lines is fully utilised, the
word length of Y and R is 280 bits each, with an iteration time of 64 uSecs.
4>4»2 2^».Sequential I-Iode
As discussed in section 4*1. the arithmetic unit is time shared the 
storage unit presenting Y, R, and dz information as appropriate to create a 
number of integrators. The basic block diagram is shown in fig 4.1 • and the 
timing table in fig 4.2. The glass delay line replaces the function of Store 
2. Store 1 cannot easily be implemented by a delay line so that some other 
form of hardware must be provided.
For the specific case of a sequential DBA with a glass delay line, a 
block diagram and timing table are shorn in figs 4.3* and 4.4*
Fig. 4,4, (timing table) imagines the delay line split into 16 zones, 
each zone of a length to accommodate 16 bits. Each subdivision represents 
a Y or R register so that the line is storing the contents of eight digital 
integrators. Every 4-uSec a zone.will have a new set of 16 bits, and the 
figure shows the contents of each zone starting from some arbitary index.
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The first sixteen bits that are fed out from zone 16 represent Y^•
These are added to ’Sum’ dy and Y| is inserted serially back into the 
line at zone 1 and into the auxilliary 16 bit Y register of the arithmetic 
unit (see fig. 4.3). At the start of the second four microsecond period, 
zone 16 is fully occupied by and the adder now adds to Y| (or its 
complement). The new. bits of R|' are fed back into the line input, the 
sixteenth bit being examined, encoded and stored as a dz output in the 
dz.j registers. This last bit is cleared to zero before returning it to 
the delay line.
Miile R.j is being added to Y^ ’Sum' dy^ is being assembled. The 
control unit interrogates those dz registers whose outputs make up the 
value of TSumr dy^ and dx2* The total is formed in a Forward/reverse 
counter and when assembly is complete, the four bit word is transferred 
from the counter to the four bit shift register in readiness for adding 
to X2.
This cycle of events continues, each Y/R pair being processed in 
sequence. The iteration time is 64 uSec with an integration period of 8uSec.
4.4.2.2.1.
The interconnection of the integrators is achieved by selecting the 
appropriate dz increments from the stores and sending them to the F/R 
counter for summation. The control unit which has a clock generator is 
programmed so as to feed *read' pulses to only those dz stores that are 
selected. A dz value is accumulated in the F/R counter on the edge of the 
associated * read* pulse. In the case of dx, the dz value is fed through 
to the dx store.
If there are only three integrators required for a particular computation, 
then for the remaining five, ’Sum* dy is made zero and dx equals 0, so 
that the Y and R values stay at zero throughout.
In this case, rSum’ dy^ is assembled in the integration period i - 1, 
and the remarks of section 4.1.2 apply.
4.4.3* Summing Up.
It is clear that the glass delay line finds its most economical 
application in the sequential DBA. The appropriate total cost (based on 
1968 prices and availability) for the arrangement shown-in fig 4.3* is 
<£55 of which £2 is for the delay line and £6 for the shaping and buffering 
amplifiers required at each end. Since there is a capacity of eight 
integrators, the per-integrator cost is £?. This is £1 less than the delay
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line plus amplifiers which each integrator, in the simultaneous mode 
would have to have as a minimum.
In the simultaneous mode, there is normally a speed advantage 
obtained. But in this particular case, because of the fixed value of 
the time delay of the line an iteration is forced to occupy a minimum 
period of 64uSec, whatever the word length of Y and R that is chosen.
It is not likely that the Y and R words will be required to be 140 or 
280 bits long since with this resolution, the computation time would be 
excessive. There is, therefore, considerable under employment of the glass 
delay line when used in separate integrators.
4.4*3.1.
For DDAs that need more than eight integrators, a simultaneous/ 
sequential arrangement seems to be the most practical; if some programming 
restrictions can be accepted, the interconnection system can be quite 
economical.
The DDA would consist of ’blocks’ each with an integrator capacity 
of eight. Every block would have a ninth dz store whose output would be 
connected to the input of the ninth dz store of one other block. The 
output of these additional stores would also be available to the F/R 
counter and dx store of the parent block in the normal way.
Thus there is one dz store into which can be written the output 
increment of any of the eight integration periods. This increment is the 
only value that is sent to the next block, where it can be programmed to 
form part of ’Sum* dy inputs or dx inputs of the eight integrators in the 
second block.
Note that because of the input facility of the ninth dz store, the 
increment that is stored can be switched through to any of the blocks at 
the end of a given iteration. However, all blocks through which this 
increment is routed would have to be inhibited from transmitting any other 
inter-block dz for this particular iteration.
In this manner, there is the advantage of a simple inter-block 
connection system (two wires) together with a minimal increase in block 
hardware. The iteration time of the whole DDA remains at 64uSec since 
all blocks operate simultaneously.
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4.4.3.2.
Although the per-integrator cost of a DDA incorporating a glass 
delay line is attractive the iteration time which can be achieved is 
not very good. To obtain accurate stable selections at a high speed 
the function would have to be sampled at relatively wide intervals and 
a complex integration algorithm would be needed. The latter would, of 
course, require extra hardware and therefore increased cost.
The construction of such a system did not offer either high 
iteration speed or useful information about the potentialities of 
DDA's and the investigation of it was not therefore carried further.
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Chapter 5* 
FEASIBILITY STUDY
Introduction.
Up to this point, the theory underlying digital integrators and their 
practical structures has been discussed* It has been pointed out that @9 
the choice of a particular structure is very much influenced by the current 
technology that can be used to produce a practical working machine*
At the start of . this project, digital microcircuits were being 
manufactured in increasing quantities, prices were falling, and there was 
expansion in the number of different logic functions available* Some 
preliminary design studies had indicated that a performance/price ratio 
superior to that of any known machine could be obtained if these microcircuits 
were used entirely in the construction of a digital integrator.
It was decided to build so that experience would be gained in the use 
of microcircuits, and the engineering problems associated with the 
interconnection of a large number of them. It would also be interesting 
to see if the reality were as promising as the design studies had indicated.
The next decision to make was the type of integrator to build. The 
targets of:-
(a). High Speed
(b). Accuracy greater than 0.01^
(c). Low Cost
were the guide lines determining system design decisions.
5.1* System Design.
(Note: Performance and capabilities of microcircuits mentioned 
below are true of the period - 1968)
It mil be recalled from Chapter 3 that the sequential DDA requires 
considerable storage but only one arithmetic unit. The cost of providing 
this large amount of storage using microcircuits is high because bistables 
are used and at most these come two to a packet. Every two bits of storage 
therefore have to be encapsulated, inspected and tested with the attendant 
price penalties. On the other hand, the costs of the arithmetic unit 
(particularly if it operates in the serial mode) are low because the 
requisite number of gates can be got on to a single chip and hence in one 
packet. The conclusion follows that sequential DDAs are not economically 
constructed with microcircuits, but suit a technology where storage is 
cheaper than the arithmetic unit. The slowest solution rate is also given
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by this system so that the aim of obtaining the highest possible iteration 
rates is not realisable. For these reasons/this form of DDA was not 
considered suitable for the construction project.
5.1.1.
The Simultaneous DDA translates into a microcircuit form much more 
conveniently. The amount of storage required is small and the way in 
which it is required leads to the most efficient use of the facilities 
of an i.e. storage element. Although an arithmetic unit is required for 
each integrator, the simplicity of the logic functions needed leads to a 
low package count and corresponding price economy.
:? r- The solution rate of the simultaneous DDA is high and it is only in 
this form that the highest possible speeds be obtained. There is also a 
wider field of investigation possible, for example, concentration on the 
design of individual integrators to maximise speed and cost effectiveness 
or the problems involved in interconnecting integrators under command of 
an input program.
5.1.2.
The decision was therefore made to build some individual integrators 
suitable for use in a simultaneous system. The first few integrators would 
have serial arithmetic units because provision of parallel adders was 
expensive. It was felt that with evident progress in the technology there 
would soon be available a device that would make parallel arithmetic an 
economic proposition - this forecast was correct and the resulting element 
is described, in context, later in the chapter.
The system specification, common to both projects is now discussed 
in greater detail.
5*2. Choice of System Logic.
There are two major sub-divisions of digital microcircuits which are 
distinguished by the use of either an Ii.O.S, or Bipolar transistor as the 
active element. The foxmer is thought to be too slow and expensive, 
particularly as expressed in the elementary logic functions. It is ideal 
for use in large logic systems where many of the functions can be reduced 
to one microcircuit placed on a large silicon slice. It is not suitable 
as an element for initial design work or for use in an experimental 
situation.
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There are three basic types in the Bipolar digital logic family
0). Diode - Transistor Logic (DTL) gate propagation delay - 30nSecs.
(2). Transistor - Transistor Logic (TTL) gate propagation delay - 13nSecs.
(5)* Emitter - Coupled Logic (ECL) gate propagation delay — 4nSecs.
Types (1) and (2) are characterised by the output transistors being 
either in the saturated or cut-off condition. In (3), all the transistors 
remain working in the linear region for both logic states and this is the 
main reason for the improvement in propagation delay since there is no 
stored charge to be removed.
5.2.1*
ECL has not been chosen for the construction despite the attraction of 
its high speed. In order to get the best performance from this form of logic, 
great care is necessary over the construction, layout and wiring of the 
system. There is also a poor noise immunity and this imposes a high degree 
of voltage stabilisation on the part of the power supply as well as elaborate 
filtering of the H.T. lines. ECL is an element that will not "breadboard" 
easily and it is difficult to test hardware design ideas quickly.
5.2.2.
The choice between (1) and (2) depends, in part, on the commercial 
production history of the two. DTL was first with a variety of gates and 
bistables and several manufacturers produced equivalent devices so that the 
price of a logic packet was kept reasonably low. TTL, at this time was in 
the early stages of development and any units that were available cost much 
more than their DTL counterparts.
5*2.2.1 *
TTL, however is technically attractive for a number of reasons
(a). It is the fastest of the saturated logic families
(b). It has low output impedances in both logic states
(c). It has a good noise immunity and tolerance to power supply
line variations.
The advantage of (b) lies in the ability of the output stage to drive 
capacitative lines and still maintain fast rise and fall times on transmitted 
pulses. There is also a driving capability superior to that of DTL.
5.2.2.2.
A number of marketing trends were becoming clear. It was known that 
several of the large Semiconductor manufacturing companies were contemplating
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the production of a competitive (pricewise) but otherwise identical range 
of TTL devices under the general heading of the "74 Series". It was also 
obvious that as the use of TTL became more wide-spread, prices would fall, 
and there would be an increasing range of logic functions produced. This 
was already happening in the United States where complex logic structures 
were being made on one packet in the 74 series. The production process is 
known as:- "medium scale integration" (MS1)
5*2.3. Medium Scale Integration.
The technical advantages of MS! when allied to TTL technology are wide 
ranging.
The usual MSI element has an average complexity of 30 gates compared
with the 6 gate complexity for simple logic functions. For a given system,
fewer packets will be required and the overall interconnections will be 
reduced. This increases the reliability since there is less chance of dry 
joints and broken wires. Furthermore an MSI device is more reliable than 
a simple gate packet because the wire bonds and silicon area per gate are less.
The performance of an MSI element over the number of simple gate functions 
its replaces will be improved. This is due to the number of gates that 
operate internally. Such a gate can be made with fewer components which 
reduces power dissipation and provides smaller voltage swings to improve 
propagation delays.
The costs of a system are reduced when MSI is used. First, because
there are less connections to be made. Secondly, less mounting board area
is needed because of the reduction in the number of packets. The power 
supply requirements are not so stringent because each gate has a lower 
power dissipation, and H.T. line decoupling requirements are reduced since 
current Spiking1, a phenomenon associated with "Totem Pole" output stages, 
is less because there are fewer of this kind of output stage.
5.2.4.
The decision was taken to use DTL as long as it remained more economical 
to do so and to change to TTL when it became cheaper. The changeover could 
extend to mixing the two types of logic in one design because they are 
electrically compatible as regards H.T. voltages and logic levels.
5.3* Arithmetic
The use of logic gates which have two output states makes the use of 
the binary notation for the representation of numbers and for arithmetic 
operations a foregone conclusion.
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It is possible to add convertors (from the decimal codes) to the
control unit so that entering initial conditions etc, may be done using
binary-coded-decimal codes from conventional keyboards*
5.4. Central 1Clock1
In common with a great deal of computer design, a clock system will 
be used for both projects. A clock generator distributes fixed interval 
pulses which are used to control the timing of all the circuits and to 
synchronise all the operations within the machine.
5.5. Algorithm
Many of the decisions under this heading have been predetermined by
the material in chapters 2 and 3*
5.5.1. Choice of transfer.
This already has been decided (Chapter 3 section 3.2.2.3.). Two 
practical ways in which these increments can be transferred are described 
in chapter 3, section 2.2.2.1. A more critical look at these methods must 
now be taken to decide which will be used in the constructed machines. .
(i) Binary Transmission
These increments can be transmitted using one wire. The method suffers 
from the inaccurate representation of dz = 0. This state is sent by 
alternating pulses and spaces, i.e. by a succession of +1 and -1 dz 
increments. Thus at the end of a transmission of zero, there is always a 
positive or a negative increment over. This error is particularly noticeable 
for output functions that pass rapidly through zero. Another disadvantage 
lies in the fact that a non-standard number representation has to be used 
in all the integrators.
(ii) Ternary Transmission
Two wires are needed to transmit the increments. There is no error in 
sending dz = 0 because this state is defined uniquely. The conventional 
number system may be used (Chapter 3, section 2.3* )♦
Despite the extra complexity of the tiro wire ternary system, it is 
thought to be the more suitable, since it has a superior accuracy, and is 
as fast as binary transmission.
5.5.2. Increment code.
The code that is chosen for increment transmission is influenced by the 
hardware used in the construction of the integrators. When the input of
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either a DTL or TTL microcircuit has no connection made to it (left open- 
circuit), the effect that this has on the output is as if a logic 1 had 
appeared on the input.
There must be some input terminals (as yet undefined) on each integrator 
which it is convenient to regard as being at a zero value when no connection 
is made to them. This situation corresponds to a logic 1 at these inputs. 
Hence if unused dy or dx inputs are not to be connected to 0 volts, which 
is inconvenient, the code for zero increment must be 1,1, The table below 
shows the codes:
A B
+dz 0 1 Note: !A' and 'Bf are the designations
-dz 1 0 of the two lines needed for ternary
zero dz 1 1 transmission.
0 0
The fourth code position is utilised for zero increment also as this 
may prove useful in the design stage.
To complete this section on Algorithm, the actual steps that are required 
per iteration for both projects are shown below. These are based on the 
discussion on algorithms found in the earlier chapters.
1). Assemble 'Sum1 dy\
2). Add 'Sum* dy. to Y. to form Yfl l
3). Add (Subtract) Y f to IL to obtain dz + R| if dx = 1 (-1)®
4)* Subtract dz and store, dz = 0, if dx = 0.
5.6, dy inputs
It has been mentioned in Chapter 2 SectionZ>5that several dy inputs are 
required for each integrator to facilitate problem solution. The question
that now must be answered is exactly how many dy inputs are to be given to
each integrator. There is no absolute analytic method for determining this. 
The more that are provided, the greater the flexibility and ease of 
programming. The cost obviously rises with each additional input and in 
certain circumstances the iteration speed of the integrator is reduced.
It was decided to look at the specifications of previous DDAs - those 
which were known to be capable of solving complex mathematical problems - to 
see how many dy inputs were provided. The DDA, "CORSAIR", which has seven 
dy inputs per integrator, was taken as a guide since this machine has had 
considerable operational use.
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either a DTL or TTL microcircuit has no connection made to it (left openr- 
circuit), the effect that this has on the output is as if a logic 1 had 
appeared on the input*
There must be some input terminals (as yet undefined) on each integrator 
which it is convenient to regard as being at a zero value when no connection 
is made to them. This situation corresponds to a logic 1 at these inputs. 
Hence if unused dy or dx inputs are not to be connected to 0 volts, which 
is inconvenient, the code for zero increment must be 1,1. The table below 
shows the codes:
A B
+dz 0 1 Note: 'A' and ,BI are the designations
-dz 1 0 of the two lines needed for ternary
zero dz 1 1 transmission.
0 0
The fourth code position is utilised for zero increment also as this 
may prove useful in the design stage.
To complete this section on Algorithm, the actual steps that are required 
per iteration for both projects are shown below. These are based on the 
discussion on algorithms found in the earlier chapters*
1). Assemble ‘Sum* cty\
2)* Add ‘Sum' dy. to Y. to foim Y*
i l l
3)* Add (Subtract) Y| to IL to obtain dz + R| if dx = 1 (-1)#
4)* Subtract dz and store, dz = 0, if dx = 0*
5*6. dy inputs
It has been mentioned in Chapter 2 Section t>5 that several dy inputs are 
required for each integrator to facilitate problem solution. The question 
that now must be answered is exactly how many dy inputs are to be given to 
each integrator. There is no absolute analytic method for determining this. 
The more that are provided, the greater the flexibility and ease of
programming. The cost obviously rises with each additional input and in
certain circumstances the iteration speed of the integrator is reduced.
It was decided to look at the specifications of previous DDAs - those
which were known to be capable of solving complex mathematical problems - to
see how many dy inputs were provided. The DDA, "CORSAIR", which has seven 
dy inputs per integrator, was taken as a guide since this machine has had 
considerable operational use.
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Each of the integrators to be built will therefore have seven dy 
inputs.
5.7* Initial Conditions
Some means of inserting initial conditions must be supplied. There 
are two distinct types to be dealt with.
5*7.1. Problem/Solution requirements.
This group comprises the initial values of variables in equations, 
or individual parameters in the simulation of a system. These numbers, 
suitably scaled are placed in the Y register of the integrator (Chapter 2, 
Sections 2.6.2. and 2.6.3*)•
5*7*2* Machine requirements.
Every integrator has to be set up at the start of the computing phase 
so that all keep in step and all perform a given part of the algorithm at 
the same instant. All R registers have to be set to half full (Chapter 3 
section 3*2.3*3*)*
Before a fresh problem can be applied to the DBA, all register’s must 
be cleared of previous values.
5*8. Length of Y and R registers.
The choice of the length of the registers is a compromise between 
speed, accuracy and cost.
The speed is affected in two ways. First, the iteration time increases, 
the longer the registers are made. In a machine that uses serial arithmetic, 
each element of the Y and R registers requires a timing pulse associated with 
it. Since pulse width and period are fixed by other factors, each additional 
bit that is added adds to the iteration time. In the case of parallel 
arithmetic the time delay is not so severe because it is caused only by the 
propagation delays of the extra adders involved.
The time required for a solution grows as the registers increase in 
length. This is because, as the Y register gets longer, the smaller the 
contribution an individual dy increment makes to the total Y value. Hence 
the Y value trill change more slowly and this results in a lower rate of dzs 
produced and a slower solution speed*
Page 51
5*8.1* Accuracy
Initial conditions may be set in to the Y register with less round-off 
error, the greater the length of the register. Longer registers also means 
that the integration process is being carried out on smaller changes of 
input function; a closer approach to a continous process is obtained.
5.8*2. Cost
In general, the cost increases per-bit added to the registers. There 
are circumstances where MSI registers are used, that it is cheaper to use 
a length of 16 bits rather than fifteen or fourteen bits. This is due 
to the MSI register lengths being available in multiples of four bits.
The use of parallel arithmetic requires each bit to have an associated full 
adder so that insertion of extra bits leads to a considerable increase in cost.
The means provided for entry of initial conditions must cost more if 
the lengths are greater, hot only is additional control unit storage needed 
but the hardware requirements for interfacing between programmer and control 
unit are increased.
As in the case of the number of dy inputs, it is difficult to come 
to a definite analytic conclusion. It is thought that a word length of 
16 bits is a reasonable compromise, and enables use to be made of MSI 
registers when they are manufactured in the larger bit capacities.
5.9* Change of register length (Variable Increment)
No definite decisions were made on this facility except that it would 
be included on all constructed machines. Decisions regarding number of 
multipliers and their value could be made during the engineering and logic 
design phase of the tiro different types of integrators.
Sections 5*1 to 5.9 cover the basic specifications common to the two 
types of integrator to be constructed. Further details must now be 
discussed under the separate headings for each integrator.
5.10. "UNIWIC" - Serial Arithmetic Machine.
5*10.1. dy and dx inputs and dz outputs.
There are to be seven dy inputs (section 5.6) and one dx input. The 
latter must be compatible with'the code described in section 5*5.2. and 
must also control the integrator’s behaviour according to the algorithm.
The sign of the dx input is one of the factors of the sign of any dz 
produced during a current iteration. The dz increment is produced at the 
end of the iteration period and therefore the dx value must be maintained
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until this time. This can he done either by providing the dx input with 
storage, or by ensuring that whatever is connected to the dx terminals 
holds the data for the required period*
The dy inputs need only to be held while assembly of 'Sum* dy takes 
place at the beginning of an iteration. It would be uneconomical to provide 
storage at these inputs since each must have its own store whether the input 
is in use or not. Again, all that is necessary is tliat the data be maintained 
for a sufficient length of time. In the majority of cases, dx and dy inputs 
are derived from dz outputs and if the storage that is provided for the dz 
outputs holds the value of dz^ ,j during iteration i then this will meet the 
case for all inputs supplied from these dz outputs.
5.10.2. Initial Condition inputs (see section 5.7.)
Means of inserting the initial conditions must be provided and because 
the machine operates with serial arithmetic, the use of shift registers for 
the Y and R functions is necessary. An alternative input to the most 
significant bit of the Y register lias to be supplied which is used only 
before the start of computation. The correct number of pulses must appear 
on the shift line during the loading phase.
The initial functions of loading the R register to half-full, and 
setting and clearing of various registers, which are all simple single-input 
operations can be carried out with one pulse before the start of computing.
5*10.3. Arithmetic unit.
This is a serial arithmetic unit and operates in the following way.
Pairs of digits constituting the tiro numbers to be summed are presented 
sequentially to the adder inputs. A third input is needed to supply any 
“carry over" value resulting from the addition of a previous pair of digits. 
The fSum! output of a pair of digits appears at one output and the *cariy out’ 
appears at another. A one-bit store is required to hold the "carry over" 
value for one clock period so that it can be added at the correct level 
of significance to the total of the following digit pair.
The method is economical (which is why it was chosen for the first 
machines), requiring a small number of gates to make the network that 
produces the ’sum* and ’Carry over' outputs. One bistable is needed for 
storing the carry.
This completes the design study for "uniwic". Two machines were built 
and their logic and engineering design are described in the next chapter.
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The building and testing of these two integrators exposed one major 
disadvantage of serial techniques. There are 28 pulses required to complete 
one iteration. Addition requires sixteen pulses and these, as a group, are 
fed to one input. The remaining twelve pulses are distributed amongst 11 
separate inputs. A DDk may consist of a large number of identical integrators 
which must receive the same pulses at the same input at the same time. This 
involves the design of a very elaborate control unit having, at least, 13 
outputs each capable of driving a number of pulse inputs equal to the total 
number of integrators. Furthermore, these outputs must deliver narrow width 
pulses with fast rise and fall times, in order to exploit the high clock speed 
capability of the integrators• ¥ith so many individual outputs, together with 
widely different path lengths, the risk of malfunction due to clock ‘skew1 
is high.
The design study of the next integrators to be built therefore considers 
how fast clock pulses can best be distributed amongst a large number of units, 
it is also worthwhile-to consider how much of the control unit function can 
be placed fon board1 each integrator so as to minimise control pulse 
distribution from a central source.
5.11. “PADAWIC" - Parallel Arithmetic Machine.
The main purpose of building this machine was to improve the speed 
performance. A target of one million iterations per second was aimed at.
The construction of this machine became a practical possibility with the 
introduction of an MSI element, the 7483, which contains four bit binary full 
adders in one packet. The package is capable of adding two binary words, 4 
bits in length, producing the ’sum1 output and the most significant 'carry over' 
output. It is worth recording that the price of this element fell by six 
times during the first year of its appearance.
5.11.1. Timing Waveforms.
A significant reduction in iteration time is achieved when the number
of clock pulses required for one iteration are reduced to the absolute
minimum. This can be demonstrated by using the Uniwic parameters of 28 pulses
3per iteration, the worst case rate being 55 x 10 iterations per second.
Suppose for a particular design of integrator using parallel arithmetic, 7 
pulses per iteration were required. The best possible speed improvement 
would only then be four times. A calculation based on the above figures shows 
that for an iteration rate of ^6 per second, no more than two clock pulses 
can be allocated for one iteration.
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It is clear that not only must parallel arithmetic be used but other 
functions of the integrator must be converted to combinational from 
sequential operation.
From a system viewpoint, an iteration can take place within 1uSec 
provided that the assembly of 'Sum' dy, variable increment, and encoding 
of the dz increments are combinational networks. No pulses can be 'spared' 
for clearing bistables or registers so that entry of new data into these 
devices must overwrite the old.
Suppose the iteration to be divided into the following steps
1). Assemble the dy increments and add, forming 'Sum' dy.
2). Convert 'Sum' dy to required weight (variable increment), forming 'Sum'dy^
3). Add 'Sum' dy to the present value of Y to form Y*. This must appear
j ^
at the 'sum* outputs of the adders and at the data entry points of the 
Y register bistables.
4). Write Y* into Y register on leading edge of clock pulse.
5). Select Y* (or —Y*) and add to R. R* mil appear at the sum outputs and 
also at the data entry inputs of the R register. The magnitude of the 
dz increment will be present and the encoded value can be available at 
the data entry inputs of the dz stores. Thus R* and dz may be mitten 
concurrently.
6). Write R* into the R register, and dz into dz stores on leading edge 
of 2 nd. clock pulse.
Note that steps (l), (2), (3) and (5) are all operations taking place 
between clock pulses and the maximum propagation delay of the networks mil 
determine the minimum period between clock pulses. The minimum pulse width 
is fixed by the operational requirements of the bistables.
Thus networks having minimal delays must be designed, and a careful 
choice of bistable made to select those that can operate with very narrow 
pulses, is necessary to achieve the target speed.
5.11.2. dy inputs.
Section 5.6. explains the choice of seven inputs. This decision is 
now influenced by the requirement of parallel working.
In the previous section it is argued that the formation of 'Sum' dy 
must be carried out combinationally. Some preliminary design work revealed 
a combinational network that could be functionally and geographically 
'split' into tiro sections. The first part used alone gives one dy input.
The second part can be subdivided into a number of units, each unit providing
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either, three, five, or seven dy inputs depending on its design. Any unit 
must be connected to the first part of the network for correct operation, 
provided that each integrator is supplied with the single dy input part, it 
is possible to propose a situation where the second section units are not 
mounted on the parent integrators but grouped together. In this way a 
number of 7, 5, and 3 dy input devices are available for use and "patched up" 
or otherwise connected to the integrators as needed.
The quantity of units, of any given number of inputs, concerned with 
a DDA can be less than the number of integrators within that same DDA. Clearly 
this arrangement can lead to a reduction in cost compared with supplying 
each integrator with seven inputs.
-Accordingly, every constructed integrator will have the first part 
of the network attached directly to it • The logic design and hardware 
implementation are discussed in appendix 1.
5.11.3. dx input.
One of these inputs is required per integrator and the remarks made 
in section 5*10.1. apply here.
5.11*4. Initial Condition inputs.
Initial conditions will have to be inserted in parallel as there is 
now no 'shift* function in the Y register and there would be a time penalty 
incurred if gates were placed in between individual register elements just 
in order to convert to serial working. Parallel entry requires 16 leads to 
some information point and it is probably simplest to have an auxilliary 
shift register on each integrator capable of receiving an input serially by 
one lead from the control unit. This extra register can then be used to 
transmit the stored word, in parallel, to any one of the main registers on 
the integrator or associated potentiometer. There is the added advantage of 
minimising the number of connections between integrator and control unit.
The initial machine requirements described in section 5.7.2 are carried 
out rising a single pulse before computing begins.
5.11*5. Parallel Arithmetic Unit.
It would be possible to provide two sets of parallel adders, one set 
adding 'Sum' dy to Y and the other adding - Y* to R. The arrangement, which 
calls for only one clock pulse per iteration is the fastest possible, but is 
also expensive. Advantage may be taken of the decision to use tiro clock 
pulses per iteration to time share one set of adders.
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In a time sharing system, gates operated by control lines must be 
used to select the numbers that are to be summed. Subtraction of Y from R 
is conveniently carried out by selecting the one's complement of Y which is 
available at other outputs on the Y register bistable. • The controlled gate 
responsible for this operation must be under the command of the dx input.
The control lines are operated by gating the appropriate clock pulse and the 
action must be initiated on the trailing edge of the pulse, thus providing 
a factor of safety equal to the pulse width. The reason for this decision 
is as follows: Y* is written into the Y register on the leading edge of
pulse 1. Operation of the control lines that set up the addition: Y* + R 
could take place on the same edge. However there is the possibility that 
an incorrect value of Y* could be written into the Y register if this were 
done because control lines are changing state whilst information is being 
written in, With the addition of the pulse width and the propagation delays 
of the controlled gates and adders, this fault cannot occur.
The arrangement, despite the quantity of controlled gates is still 
cheaper than the provision of tiro sets of adders, but is a little over 
twice as slow.
5.11.6. Variable Increment.
This must be a combinational design and it was decided to have ten
0 1 2  3 9multipliers whose values are 2 , 2 , 2 ,  2 ,  ---- 2 . The cost of one
packet of a 4 to 10 line decoder is thought to justify the reduction of the
number of control lines back to the control unit from 10 to 4*
5.11.7* Pulse distribution unit.
An advantage of the small number of pulses per iteration is the simple 
distribution system that is needed, and is cheap enough to add to each 
integrator. A network is provided to steer one pulse on to the Y register 
'shift1 line and the next pulse on to the R register 'shift' line. The 
only link that is now required between control unit and integrators in the 
computing phase is a pair of wires which carry a stream of clock pulses.
All other functions are only required when computation is to begin. Thus 
they can be canned out at an equivalently lower clock rate if desired.
5.12. General.
The overall system problems have been discussed and a specification 
determined for tiro types of digital integrator. The aim has been to produce 
a design that has maximum cost effectiveness.
The logic design and hardware implementation are described in the 
following two chapters.
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CHAPTER 6 
"UNIWIC" ENGINEERING.
6.1. General Description
The seven dy input increments enter the integrator each on a separate 
pair of wires. The inputs are sequentially scanned which results in the 
algebraic sum of the increments being formed ( a four bit word in 2 's 
complement format ). The four bit word is stored in a subsidiary shift 
register. Multiplication by 2n, where n has all the integer values from 
0 - 9, takes place by inhibiting a predetemined number of shift pulses 
from the subsidiary register shift line. Thus rSumr dy is added to Y at 
the appropriate level of significance. The output from the 'Sum* dy ,^ Y 
adder is fed to the input of the Y register. Concurrently with this 
addition, the serial addition of Y to R takes place with the use of a 
second adder. The output from this second adder is returned to the 
R register.
At the end of the addition period, the updated values are back in 
their respective register's. The sign bit of R holds the magnitude of the 
output dz increment. The sign bit of Y contains one piece of information 
necessary for the encoding of dz and the input to the dx terminals contains 
the other. The dz stores are cleared of their previous values and then 
the current value of dz is entered into the + and - dz stores.
The design and operation of the various parts are now examined in detail*
6 .2. dy sequential assembler
This section describes the design of the hardware provided to examine, 
in turn, each of the seven input pairs and obtain a running total of the 
value of their sum. After the last dy input has been scanned, the 
information is transferred to a shift register. This is necessary so that 
serial addition to the contents of Y can take place.
6.2.1. Logic Design and Hardware Implementation
Much of the logic design depends on the requirements of a forward/ 
reverse counter which is used to obtain the algebraic sum of the input 
increments. A counter is the obvious choice since it automatically 
totals binary numbers in weighted 2's complement form. The counter has 
two external controls; a forward/reverse line and a 'count' line. When 
there is a change of logic level (or a pulse) received by the count line, 
the counter is updated by one least significant bit. Whether this updating 
is positive or negative depends on the state of the forward/reverse line.
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6.2.1.1. Forward/Re verse Counter
The maximimum decimal numbers to be accomodated are - 7. Therefore four 
bistables are required
0 1 1 1  =  +7
1 0 0  1 =  -7
S C B A
where S is the sign bit and C, B, and A are the weighted bits with A the 
least significant bit.
There are two basic modes of bistable connection to achieve binary 
counting, (i) "Ripple Through", (ii) "Synchronous". In (i), a bistable 
can only change state when the bistable driving it, changes its state. The 
clock pulses are fed to the first (least significant) bistable. In (ii) 
the clock pulses are fed to all bistables, but ehich bistable changes state 
is decided by the condition of other bistables prior to the actual clock 
pulse that causes the change.
Forward/reverse counters cannot be built from ripple through connected 
bistables. The reason is simply that changing the control line value 
between clockpulses to cause the counter to count differently next time, can 
change the state of any number of bistables at random. The use of the 
synchronous connection means that the forward/reverse function can be gated 
in to the existing bistable control gates. Hence operation of the forward/ 
reverse line will not cause any unwanted change of states.
The design of a synchronous counter is a standard procedure and is well 
described in ^.
The forward reverse logic merely has to switch between the Q and Q outputs 
of a bistable as required
Q If, when F = 1
R = 0
  Z
77—  and F = 0
Q H o i
F R
then Z = QF + QRorZ = QF + QR. The second form is most economically
2implemented using the "Wired-Or" form See fig 6.1.
The bistables used are DTL types FCJ 101. These are edge triggered devices 
operating on the 1 — 0 transition of the clock pulse. Each packet contains 
one bistable which has 3 1 Jf and 3 'K* inputs.
Z = Q 
Z = cf
+H
.T
Fig
 
6.2
6.2.1.2. dy input
A dy input consists of a pair of wires which take up logic values 
according to the sign and value of the incoming increment. The conditions 
describing the counter behaviour are shown in the table:-
(+dy) (-dy) overall
Line ’A' Line 'B' action F/R line Count Line
0 0 - X X
0 1 count +1 F=1 ,R=0 1 - 0 - 1
1 0 count -1 F=0,R=1 1 - 0 - 1
1 1 count zero X 1 - 1 - 1
In the table above, X = * Don’t Care', or ’Can’t Happen condition. The ’count 
line’ column shows the logic level transitions required for the different states.
The 0,0 state is one that does not normally occur so that ’Don’t Care* 
conditions apply on the ’count’ and *F/r ! lines. For state 1,1, the ’count* 
line must be inhibited leaving ’Don't Care' conditions to apply to the ’F/R' 
line only. Since the counter can only be in a forward or reverse state, when 
the counter is not needed or the 'count' line is inhibited, the ’rest state' 
of the counter must obviously correspond to one of the two conditions.
The two control inputs must be independantly operated for every dy pair 
that is scanned. For a given pair, dy., the counter must first be placed 
into the required forward or reverse state, and whilst in this state, the 
’count' line operated. Suppose the voltage waveforms shown in fig. 6.2. are 
available from some source.
The counter can be set into the required state by the leading edge of
t.. . and the count line operated by the leading edge of t.. The simultaniety
D
of trailing edges is of no consequence since only the F/R line is changing 
at this point.
Consider a pair of terminals:-
' ~ 3
-dy. . (B.)
(A ) SET F/R CONDITIONS
A.
0
B.
D
t" .
I d
o/p.
0 1 0 1
0 1 1 0
1 0 0 1
1 0 1 1
the remaining 4 alternatives are ’Don't Cares’
From the table, o/P, = A. + t. .
• 0 ■*•0
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A similar truth table for the ‘count line yields 0/Po = t. + A.B.
2 3 3 3
The two implemented logic equations are shown in fig 6.3*
The seven F/R outputs have to be combined and taken to a common f/r 
control line. The seven ‘count’ outputs must be similarly treated.
Both outputs shorn in fig 6.3* will be at 1 until they are strobed by
t, . and t.. Then, depending on the input conditions, the outputs may fall
i)
to 0. This situation obviously applies to all dy input pairs.
Consider the ‘count1 line:-
o/P2d )
0/P?(2)
   ‘Count’ Line
0/P2(7)
All O/PgS are at 1 on the leading edge of the strobe pulse t.., 
may fall to 0. The ‘count1 line must also go to 0. This is clearly an 
AND function and its implementation is carried out with an eight input HARD 
gate (FCH111) followed by a power invertor stage to drive the four trigger 
inputs of the counter bistables. A similar arrangement is used for the F/R 
lines (See fig. 6.6) The output of the eight input HARD gate drives the 
‘forward1 line and an invertor whose output is taken to the ‘reverse’ line. 
With these arbitary connections, the rest state of the counter is in the 
'reverse' mode.
The above describes the behaviour of the counter in phase 1. In phase 
2 the counter is used as a component part of the variable increment system. 
This is discussed in the next section.
6.3* Variable Increment and Subsidiary Shift Register
The register stores the counter total, ‘Sum’ dy and translates the four 
bit word into a sixteen bit word to match the length of the Y register. By 
inhibiting a given number of shift pulses, 'Sum' dy is added in to a higher 
significance of Y. This is synonomous with multiplying by 2n, where n is 
an integer.
6.3.1* Logic Design.
In the second phase, the counter is used to count a preset number of
pulses, N .
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After the 'Sum' dy assembly phase, the counter is in its rest state and 
holds some number in the range + 7 decimal. For second phase use, the counter 
must be set to an initial condition of a 1 placed in each bistable. This 
corresponds to an all 0 position if the Q terminals are now regarded as the 
counter output*
The four values of n chosen for the variable increment are those that 
require no extra gating of the Q outputs (see chapter 5 > section 5 *9*) Each 
Q output of the four bistables represents a different value of n which can be 
selected by the programmer. See table below:-
Hote:- When n = 0, (2 =1), all Q outputs are at logic 0 and the programmer must 
select a logic 1 from some source that stays permanently at that value.
is 0 until just after the 1 - 0 transition of the first shift pulse, n = 1 
QB is 0 " " ” n 1 " "second " " n = 2
^  is 0 " " 1 " » " " fourth " " n = 4
Qp is 0 " " " " " " " eighth » " n = 8
There are a group of sixteen shift pulses that are applied to the Y, R 
and subsidiary shift register shift lines. If there are IT preset pulses
x Jr
counted by the counter, then there are 16 - IT pulses applied to the subsidiary
P
shift register shift line. The pulses are transferred from the ’count* line 
to the shift line after the selected Q output has made the 0 - 1 transition*
The subsidiary shift register output connected to the ’Sum* dy, Y adder, 
must be at 0 during second phase counting for it is necessary to prevent logic 
1 ’s being added to the significant levels of Y below the value to which the 
variable increment is set (gates a1, a2 in fig 6*4)*
The bistable elements chosen for the four bit subsidiary shift register 
are TTL Type ’Df (7474)* The data present at the D input is transferred to 
the Q output on the 0 - 1  transition of the clock. A shift register is easily 
constructed by connecting the Q output of a bistable to the D input of another 
bistable in the desired direction of shift* The connections are shown in 
fig. 6*4*
6.3.1.1.
The ’write1 gates shown in fig. 6*4 are designed to overwrite any number 
already existing in the register. The use of two IIAJID gates is not strictly 
required in the present design which has evolved through several stages. The 
inclusion of both gates was essential at one stage, and since only a small 
amount of extra hardware is involved, the design has been allowed to become 
part of the final schematic.
/^N•H
L _
A
CM
a)tocU
3^
P-i
FI
GU
RE
. 
6.
5
page 62
The logic design is
Set (s) and Clear (c) inputs are active level low ( A logic 0 initiates the
function)
The logic equations are: S = QW .. . ., _ ,, _ ,
_  _  ¥ is a m t e  pulse, the normal level
C =  QW being at 0 pulsed to -1 when writing in.
The equations can be expressed in the form: S = QW
C = QW
these are implemented as shown in fig. 6 .4* the output of the ‘clear* terminal
of the bistable being, which is the required function.
6.3.1*2.
The four bit word must be converted into a variable length word whose 
maximum is 16 bits. The numerical value represented by the orignal four bit 
word must remain the same whatever the length. This is accomplished by 
transmitting the three least significant bits followed by the sign bit 
constantly repeated to make the required word length. An example:
0 1 0  1 becomes 0 0 0 0 0 0 1  01
sign bit
1 0  11 becomes 1 1 1 1 1 1 0  11
Bistable (4) is the sign bit element in fig 6 .4? and is therefore not connected
to the common shift line. Hence the fourth bistable always has at its output
the sign bit of the ’Sum1 dy word which mil be shifted into (3), then (2),
then (l) etc for as long as shift pulses are applied.
6.3.1.3 Waveform Timing.
In fig 6.4. (i) is the group of 16 pulses applied to the Y* R
registers and ’Swim’ dy + X carry bistable and Y* + R carry bistable.
(ii) pulses on the counter ‘count* line
(iii) The variable Increment selected point (in this case Q^)
(iv) the subsidiary shift registers shift line pulses.
Given the generation of 16 pulses as shown, then for the counter to 
count (in phase 2) on the leading edge of the T^g pulses, the waveform must 
be as shown in (ii). When changes to 1 this action must ensure the removal 
of the remaining pulses from the count line and divert them to the shift line 
of the subsidiary shift register. The count line pulse ringed in (ii) must 
not be transferred to the shift line because it may be 'clipped* in time 
depending on the propagation delay of the transfer logic gates. Waveform
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(iv) shows the desired situation, the ringed edge having no effect on the 
shift register bistables which respond only to a 0 - 1 transition.
In fig 6*5 if the count ceases just after the fourth T ^  pulse, the 
least significant bit of ‘Sum1 dy will be added to the 5th least 
significant bit of I so multiplying ‘Sum1 dy by 2^ .
6.3*1*4* Logic Design. - 
See fig. 6.6*
In phase 1, T.jg is at 0 so that BG(2) output (HAND ’Wired-Or1) can 
take up the output of PG(1) whose value depends on the dy inputs as 
mentioned in section 6.2.1.2. The shift line will be at 1 because fC0N‘ 
is at 1 . In phase 2 ‘CON1 is at 0 so that the output of P&(1) mil take 
up the value of PG(2) which depends on T^g while the selected Q terminal is 
at 0. "When this changes to 1, the *count‘ line must go to 1 since both 
PGf(l) and PG(2) are now “off” (inputs at o). The change of Q to 1 also 
enables gates (iii)r and the T^g pulses appear on the shift line as shorn 
in fig 6.4* The AM) gate at the output of the subsidiary shift register 
is also enabled.
There are a number of design problems solved by the arrangement in fig.6.15*
(a). The use of serial addition requires clock pulses to be fed to the 
shift lines of the Y register, subsidiary shift register, and the carry delay 
bistable. Ideally, these pulses should appear, at the respective points 
simultaneously, all supplied from a common source. If gating is required 
between the source and one of the shift register lines, care must be taken
to ensure that there is no adder malfunction due to clock pulses reaching 
one of the register shift lines later by the propagation delay of the 
interposed gating. It can be demonstrated that when there is a time delay 
of clock pulses affecting one of the registers, no adding errors mil occur 
if the earlier of the two trains of pulses operates the other input register, 
the carry delay, and the register which is to store the sum output. This is 
true provided the time delay does not exceed a clock period. The ‘Sum* dy 
shift pulses are delayed by gates (i) and (iii) on T^  ^  which operates the 
Y register shift line, carry delay input, and the R register shift line.
(b). It is vital that the propagation delay time between A and the 
‘count1 line is less than the pulse period t. (see fig 6.2). If it is not 
there is the possibility that the ‘count’ line could be updated just after 
the trailing edge of t^ so giving an incorrectly signed count. The design 
of this sub-section, shown in fig 6.6., shows that the use of the !¥ired-0r‘ 
connection gives only one gate propagation delay between these two points.
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(c). The need for the ’CON1 input (which is obtained from the control 
unit) arises from the dual use of the counter. Assume the absence of this 
input, and suppose that (n = 2) is selected for variable increment. Let 
’Sum’ dy = 0001 (+1) for this particular iteration. This number is now 
transferred to the subsidiary shift register, and the output of the shift line 
is at 0 because is 0 and is 1. Therefore the two inputs of gate (iii) 
are both at 1. Once the transfer has taken place, Phase 2 begins and the 
counter must be set so that all Q outputs are at 0. The output of gate (iii) 
goes to 1 so producing a spurious shift pulse.
The 'Wired-Or' connection of gate (ii) with its single ’CON' input 
maintains the shift line at 1 so long as ’CON1 =1. If ’CON’ changes to 0 
AFTER the counter has been initially set for variable increment count, there 
is no possibility of an unwanted pulse because all the Q outputs are at 0 
and whichever is chosen will hold the shift line at 1 until the appropriate 
state of the counter is reached.
6*5.1.5. Summtary
The worst case time to set the counter into a forward or reverse position 
from the leading edge of t^ is 300nSec. The worst case time to register a count 
is 200nSec. t-^ must therefore have a minimum length of 500nSec. The longest 
time to scan a total of seven inputs is 4.0uSec.
The longest time to transfer the number from the counter to the subsidiary 
shift register output terminals is 155nSec. The number of packets used is fifteen.
6.4. Y, R. Registers. Adders and dx input.
The registers, both 16 bits long store the Y and R numbers. Both have to 
have a ’shift' function for use with serial addition and for inserting initial 
conditions economically. Two adders are used, one adds 'Sum' dy to Y to form 
Y* and the other adds Y* to R to foim R* and dz. The most significant bit of the 
R register stores the magnitude of dz.
6.4.1. Logic Design and Hardware Implementation.
The Y and R registers are each made up of sixteen units of 7474 bistables 
which are connected as shown in fig 6 .4. There are common shift lines for 
both registers.
Initial condition insertion is designed as follows:-
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There is a 'block1 of logic that has three inputs:-
(i) Initial Condition input (one wire) - A
(ii) compute input (one wire) - B
(iii) Control input (one wire) - C
If D represents the ’D* input of the most significant bistable of the Y register, 
then when C = 0, D = A; when C = 1, I) = B, the resulting logic equation is:
D = AC + BC* This is implemented by using the ’Uired-Or’ as shown:-
A
c
6
C
The shift line of the X register can be operated separately for this function 
(see later in this section)*
6*4*1*1 Adders*
The operation of serial addition is described in Chapter 5, section 5.10.5* 
The logic equations of the SUM and CARRY outputs of a single stage adder are
SUM = A € B © C s s s s
CARRY = A B + B C  + A C  s s s s s s s
where A is one bit of significance s of a number s
B 1 " " n " another numbers
and where C is the value of CARRY * s s—1
These equations can be implemented in a number of ways using elementary logic
function gates. The most economical forms are to be found when extensive use
of the ‘Wired-Or* connection is made* The least propagation delay (SUM and
CARRY) is equal to two cascaded gates which is 170nSec worst case. The least
number of gates is eight (which has a three-gate delay to SUM and two-gate
delay to CARRY.)
Though it is more expensive than the appropriate number of elementary logic 
function packages, the use of an MSI dual full adder is felt to be justified for 
the improved performance and the time saved in construction. The 9304 dual 
full adder has a worst case propagation delay of 50nSec to SUM and 15nSec to 
CARRY. It is housed in a 16 pin dual-in-line package. Both adders are used 
and require carry storage bistables. These are two, type 'D* bistables (one 
packet of 7474).
The inclusion of one of the full adders and its associated bistable into 
the system for the addition of ’Sum* dy to Y is shown in fig 6.7. The operation 
of this adder is conventional, and when all of the 16 pulses are completed,
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the new value of Y is back in the Y register. As each digit of Y* appears 
at the SUM output of the adder after each pulse, the contents of R may be summed 
concurrently. Before using the adder again in the next iteration, the carry 
bistable must be set to a condition such that the Q output is at 0. This action 
is carried out immediately at the start of every iteration.
6.4.1*2. dx input.
The algorithm calls for the subtraction of Y from R if dx is negative.
To do this, the Y number is converted into its 2's complement form and added 
to R. The method used to for the conversion is to replace Y by its 1 fs 
complement and to this add 1 at the least significant end.
Let Sy and S^ be the SUM and SUM outputs of the adder shown in fig. 6.7. 
Also let x = +dx and x = dx. (See chapter 7 Section 7.5*1.1.).
When x = o') When x = 1 Y
x = 1
positive increment.
x = 0
► negative increment.
The logic equations can be writtent-
output of 1 rs complementer = x.S^ + x.S^ and this is the ’Wired-Or1 
configuration with inputs S^.x and S^.x.
The addition of the 1 at the least significant end is achieved by setting the 
output of the cany delay bistable of the second adder to a 1 before adding.
This is only done when there is a negative dx increment involved.
Pig. 6.8. shows the actual arrangement used. Gates and 2 form an RS 
bistable which is used to store the value of the dx increment. This storage 
is needed because the dz stores of each integrator must be cleared before the 
current dz value is entered. The dz outputs of the integrator supplying the 
dx terminals of the integrator under discussion therefore go to 0 before taking 
on their new value. The present value of the dx increment must be retained so 
that the current dz can be given the correct sign. The outputs of gates 1 and 2 
hold the value of the dx inputs over the period that they both go to 1 (zero 
increment). If the following dx is negative, the outputs of J_ and _2 will take 
on this value. The propagation delays through the dz encoder will prevent the
X
negative value from talcing part in the signing of the current dz. Before 
computation begins, the cross-coupled gates are set into a state such as would 
be set by a +dx increment.
When dx = 0, 'Sum* dy must be added to Y, but there is no updating of the 
R register, dx = 0 has no effect on the RS bistable, but by means of power gate
(a) inhibits the R shift line and the trigger input of the second adder's
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cany bistable. If FG(a) is HARD, both inputs at 1 will give an output of
0 and the R shift line, etc, will be held at this value. If dx is positive
or negative, PG(a) is inactive and its output takes on the value dictated by 
PG(b). At t^  (section 6.6.1.) the carry bistable is cleared, but if dx = -1,
the i--dx line will be at 0 and this will make the Q output «= 1 • A change to 1
on this line, ■{•dll not affect the situation. There is no malfunction, if 
during the period of thet^ pulse,the dx line is at 0. The correct condition 
(Q = 1) will reassert itself after the removal of t^  since the +dx line.will 
remain at 0 until there is a change of output from the driving integrator.
6.4*1 *3*
The propagation delays of gates (b) and (c) will not be so different 
from each other as to cause any adder failure as is discussed in Section 
6.3.1.5(a). The input to gate (3) is from the waveform generator which 
supplies the group of 16 pulses. When none of the 16 are present, this 
input is at 0 and hence all shift lines, and trigger inputs etc, must also 
be at 0.
PG(a) drives the Y register shift line, and the trigger input of the 
Y carry bistable, PG(2), and input to (i) fig 6*6*
Kr(b) drives the R register shift line and the trigger input of the 
R carry bistable.
6.4.1.4. SummHary
The worst case time delay from the output of the subsidiary register 
to the *Df input of the most significant bit of the R register is 355nS©c*
The worst case shift rate of the Y and R registers is 10MHz (considered in 
isolation).
The maximum theoretical clock rate of the T^g group of pulses is 
determined by the longest period of time that must elapse between any two 
of them. The longest period is 355nSec and this gives the highest clock rate 
for the group of 175KHz. The number of packets used is nineteen.
6 .5 dz decoding.
At the end of the T ^  group of pulses the magnitude of the output 
increment is present in the most significant bit of the R register. It is 
encoded according to the rules discussed in Chapter 2 Section 2.4.3*2.
The current dz value must be maintained until near the end of the current 
iteration, then removed and the new dz increment stored in the correct registers. 
The most significant bit of the R register must be then cleared to zero before 
a new iteration can begin.
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6.5.1. Logic Design and Hardware Implementation.
The two bistables required for dz storage are constructed from cross 
coupled MM) gates (FCH 19). The RS "bistable so formed, must have two 
inputs each of which are active on 1 - 0 level changes only, Bach input 
defines one of the output states.
The dz encode system must take account of these input conditions and 
since there must be no change of state of the dz bistables during the iteration, 
unwanted inputs to them have to be locked out until the wanted conditions 
exist. This can be done by making the presence of a clock pulse necessary 
to insert the values of dz into the stores.
The logic equations are:- +dz = t + Z + (x © y)
-dz = t + Z + (x <3) y)
Where, Z is bit value stored in the most significant bit of the R register.
t is the clock pulses at which dz is determined and written in 
to the stores, 
x is defined in section 6.4.1*2.
y e  1 in the sign bit of the Y register, y = 0 in the sign bit 
of the Y register.
These equations are implemented as shown in fig.6.3. In this figure, all gates 
are MM) and t ^  and t^g are the relevant timing pulses (see next section).
Lock out of unwanted information is automatic when tOQ is 0. Lines (a ) and (b )do
are held at 1 and the storage bistables cannot change state under this condition. 
Pulse t g j makes the +dz and -dz outputs go to 1 when it goes to 1. When t^  is 
0, lines (c) and (d) are both at 1 so that the stores can only respond either 
at t o r  t2Q.
Conditions for signing exist just after the last T^g pulse, when the Y* 
and R* numbers fully occupy their respective registers. The next clock pulse 
(t^ ?) clears the stores and t^g inserts the new values, so that there is a 
total of two clock periods involved in the establishment of the desired values 
on lines (a ) and (b ). It follows that the propagation delay time of the logic 
in fig.6.9. is not• critical, so that design may concentrate on achieving the 
minimum number of gates.
6.5.1.1.
The most significant bit of the R register must be cleared to 0 at the 
start of every iteration. The available input on the 7474 *D' type bistable 
is the ‘clear’ input (active level low). There is a general clear line required 
to set in the fixed initial condition prior to computation. The time period at
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the start of the first iteration can be said to be synonymous with the time 
period prior to computation. Therefore the clearing of the most significant 
bit of R every iteration is a sufficient condition and the general clear line 
need not be involved with this particular register element. A clock pulse at 
t^  (see next section) is used for all repeated clearing functions so that an 
invertor gate is required whose output is taken to the *clear* terminal of the 
most significant bit* The invertor gate input is taken to the t^  source*
6.5*1.2. Sumnffiary.
The output ds increment is stored in the appropriate bistable on the 
appearance of the second pulse after the last T.^ pulse. The propagation delay 
from t^g input to the + dz outputs has a worst case value of 300nSec. Four 
packets are used*
£•6. Timing and Waveform Distribution
Clock pulses are needed to coordinate the functions of the individual 
parts discussed in earlier sections.
6.6.1. Timing Order.
bj is devoted to the 'clear* operations required at the start 
of every iteration.
They are:-
(a) Clear the most significant bit of the R register to 0.
(b) Clear/set carry delay bistables and dx store.
(c) Clear counter to all Os.
Rote that the subsidiary shift register does not need initial 
clearance since the new value of 'Sum* dy overwrites the old*
*2 ~  *8
*10
These seven pairs of pulses (t, . t.) strobe the input gates
\ ^sequentially (fig 6.3.) t^ is a waveform whose width is equal 
to the period between clock pulses.
The counter contains the 'Sum* dy value and tn writes this in
y
to the subsidiary shift register.
This pulse sets all Q outpats of the counter to logic 0 so that 
it may be used for variable increment purposes.
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*11 ~ *26
This is the T ^  group of pulses. They carry out the basic serial 
additions described in section 6*4*
t ^
— -  Clear dz stores to zero increment (+dz = -dz = 0) * - 
■^ 28
  This pulse writes the new dz increment into the dz stores*
All pulses are positive going from a base of zero volts* The amplitude 
lies between 4 and 5 volts which drives both DTL and TTL satisfactorily.
6.7* Waveform Distributor
The pulses are fed to the various points indicated in the diagrams from 
a specially built pulse distributor. The pulse source is a conventional 
pulse generator.
The basic unit of the distributor is a five stage binary counter, fed back
so as to give a cycle length of 28. The first seven pulses are applied to the
shift line of a seven stage shift register whose Q outputs provide the
waveforms, t. is derived from the shift pulses* Pulses tQ and t, _ are separately 0 y i u
gated from the counter, the gate also providing the !C0N‘ waveform. The next 
sixteen pulses are selected by a J-K bistable which enables an AND gate the output 
of which is taken to the T^g inputs of the integrators* The remaining pulses 
are gated out from the counter*
The unit is capable of distributing pulses to three integrators*
6*8* Overall performance (Theoretical)
The operating speed is determined by the clock rate and this, in turn, is 
set by the shortest period between any two pulses and the minimum width of the 
pulse* The section that gives rise to the longest time delays (and therefore 
the longest periods) is concerned with the dy inputs (section 6.2) The minimum 
period here has a time length of 500nSecs* The minimum pulse width is dictated 
by the ‘set* times of the dx and dz stores. Because both are composed of cross­
coupled HAND gates, the worst case propagation delay of tiro cascaded gates is 
concerned. The value is 150nSec. From these figures , the following can be 
obtained
Highest Pulse Repetition Frequency is 1.65 MHz 
Shortest iteration time is 18.2 uSec.
Fastest iteration time is 55 x 10 .
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6.8*1 • Supply Line Current.
It is difficult to give a realistic figure because the current drain 
of. a microcircuit package depends on the logic states that gates, or bistables, 
are in. The same is true of MSI elements. To find a combination of logic 
states of gates and bistables that has the highest current drain and is a 
combination that can exist in practice is a time consuming and fruitless 
activity. The information is only of interest as power supply requirements 
are concerned and a useful, though pessimistic figure can be found by adding 
all the maximum values of current drain for each package.
For Uniwic, the current drain is 0.75A.
6.9* Construction.
All the packets and discrete circuitiy are mounted on three SRBP boards 
each x 4”. These boards have a matrix of holes 1/10" apart. Device 
layout is dictated by the need for short wiring lengths which minimise pulse 
reflections, ringing etc. Solder pins, which are a push fit into the holes 
are used as terminals and inter-board connectors.
6*10 Practical performance and Test Results.
Two machines were built and fully tested. The addition of the 'CON* 
input (section 6.5.1 *4.) was the only post-design modification required.
6.11 Static Test Results.
The dc consumption of integrator no.1 was 0.57A, and of no.2 was 0.6A.
6*12 Dynamic Test Results.
Both integrators computed k exp x st the maximum theoretical rate. 
Variations of clock pulse width and period were made until failure occured.
The shortest width at which a machine still functioned successfully was 80nSec. 
The shortest clock period was 180nSec. This corresponds to a best iteration 
rate of 135*000 iterations per second. The second machine's best rate was 
130,000 iterations per second.
6.15 Discussion of Test Results.
It is difficult to observe the causes of failure at high speed because 
of the transient nature of the fault condition.
Reducing the clock pulse width below 80nSec resulted in the pulse 
distributor output amplitudes falling due to the rise and fall times being 
in the region of 50nSec. Strictly speaking this is a failure of the
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distributor rather than the integrator. However, the pulses have to be 
distributed to the various inputs on the integrators, and failure on this 
section is a failure of the unit as a whole • Integrator inputs were fed 
directly from a pulse source and outputs examined. Severe pulse degradation 
began below 60nSec so that it is probable that the lowest pulse width that 
the integrators could tolerate is 60nSec.
The failure due to clock period reduction is not attributable to the 
pulse distributor. The waveform from any of its outputs lias a satisfactory 
shape when a square waveform of period 160nSec is applied. The cause of the 
failure was traced to the 'Sum' dy assembler. Known inputs were applied and 
the counter output monitored. Below 180nSec the counter did not store the 
correct sum of dy increments. This is probably due to the leading edge of 
t . starting to coincide with the trailing edge of tT.. Supporting this 
conclusion is the fact that certain combinations of dy inputs were correctly 
summed and appeared at the counter output in clock period times of less than 
180nSec. These groups consisted of either all negative or mixed negative and 
zero increments. If positive increments were included they would either be 
ignored or an unrelated output would result. This narrows the malfunction 
down to the forward/reverse lines. In the rest state the counter is set in 
the reverse count state and for an incoming negative increment there is no 
change of level required on either of the lines. Zero increment demands no 
change either, since just the count line is inhibited. Positive increments 
require that both forward and reverse control lines are complemented, and it 
is in the propagation delays that result from this that the cause of the fault 
is most likely to be found.
The performance of the remaining parts of the integrator was checked by 
placing a logic 1 in the least significant cell of the Y register and observing 
the behaviour of the R register. In this case the minimum clock period that 
could be tolerated was 150nSec. Below this value, the R register recirculated 
a constant number. The reason for this is the non appearance of the 1 from the 
Y register at the input to the Y+R adder (fig 6*8) because of the propagation 
delays of the ’Sum1 dy , Y adder and the 1 's complementing network. At lower 
clock periods, the R register would assume all 0 or all 1 values according to 
the ’Sum* output value when the propagation delay of the second adder became 
dominant and led to its logical failure.
Each machine was connected so that all the possible single integrator 
functions could be attempted.
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The experience gained with the design and construction of the 
two integrators helped considerably in the feasibility study of a 
parallel arithmetic machine.
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CHAPTER 7. 
"PADAWIC". ENGINEERING.
7.1 General Description*
The output from trie dy assembler is in the form of a four bit word in 
2's complement format to define positive and negative numbers. By means of the 
selector and variable increment control, ’Sum’ dy is multiplied by 2n where n has 
integer values from 0 to 9. The four bit word, now raised to the required 
significance, constitutes the sum of dy increments, ’Sum* dy to be added to Y.
The adders being time shared, must first have ’Sum’ dy^ and Y presented to 
their inputs, then after addition has taken place, the inputs must receive 
+ (or -) Y and R. The application of the right inputs to the adders at the right 
time is the function of the control gates A and B. Following each addition, the 
output appearing at the 'sum* output of the adders is written into the appropriate 
register.
Some time after the initiation of the second addition, the 'sum1 output of
the most significant adder will assume the magnitude of the output increment, dz.
The ’signing1 information for the increment has existed since the foiraation 
of Y*, so that encoding can take place combinationally in the 'dz encode’ 
section. The dz increment is written into the store concurrently with the 
writing of R*.
The design and operation of the various blocks is now examined in detail
7*2.1. Variable Increment.
The problem is to multiply a four bit word, 'Sum' dy, by a series of numbers
and then translate the multiplied word to an apparent length of sixteen bits, to
match the length of the Y register. When the multipliers are restricted to integer 
powers of 2, the operation is reduced to moving the word to any one of ten places 
of binary significance. (See chapter 5, section 5.9*)
7*2.1.1. Logic Design
There are 16 output terminals to correspond with the 16 bit word length of
the Y register. Let the output terminals be labelled aQ, bQ, cq,------- pQ and
make aQ the least significant output. Let 'Sum' dy = A B C D, where A is the least 
significant digit, and D, the sign bit, of a four bit word in 2's complement 
format. The outputs appearing at each of the 16 output terminals for the ten 
multipliers will be as shown in fig 7.1.
There are ten input control lines, a1, b1, c1,------- j1, one for each
of the ten multiplying factors. The rule is, that one and only one multiplying
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factor may be addressed at any one time, by making its associated control line 
go to 1. All remaining lines must be at 0*
From 7.1 it is seen that D and X are equivalent. Taking output terminal 
eQ as an example, it is also evident that:-
IJhen a1 = 1, e = X or D o Depends on (a1 + b1) D being equal to 1
» b1 = 1, " = D
" c1 = 1, 11 = C — - Depends on c1.0 ” " "
" d1 = 1 " = B - - Depends on d1 .B " 1 "
" e1 = 1 " = A - •* . Depends on e1 .A. " ” "
Note: For all control lines = 0 except one, eQ = 1, or as tabulated above. The 
input/output relationship suggests the form of logic shown in fig 7.2. In this 
figure, a simple 'OR1 gate is justified on the grounds that only one AND gate can 
be enabled at one time, because only one control line can be at 1 at one time. The 
NOT, or, Invertor gate is needed to produce the 1's complement of the selected input.
The logic design may be checked in the following way:-
let a1 as 1, therefore a1 = 0* From fig 7.2. e = (a1 + b1 )D + 0
0 £ all other AND
. gate outputs,
= a1 .b1 + D
= D since a1 = 0
The same argument applies for b1 = 1. Similarly for c1 .C, d1 .B, and e1 .A.
The logic equations for all other output terminals can.now be written down by
inspection, viz:-
a = a1 .A o
b = a1 .B + b1 .A o
= a1 .C + b1 .B + c1 .Ac0
d = a1 .D + b1 .C + c1 .B + d1 .A o
f =(a1 + b1 + c1)D + dl.C + e1.B + f1.A 
etc
1Q = (a1 + b1 + c1 + d1 + e1 + f 1 + g1 + hi + i1 )D + j1.0
m = n = o = p = D  o o o
The restriction placed on the control lines means that:
a1 + b1 + c1 + d1 + e1 + f1 + g1 + hi + i1 = j1 and this
relationship can be verified by truth table. Thus = jl.D + jl.C.
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The necessary 'OR1 functions are built up as a chain formation using MM) 
and ROT gates as shorn in fig 7*3* The design shown is operational only during 
the "Initial Condition" phase, prior to computation. The cascaded time delays 
inherent in it can have no effect on the integrating speed.
7*2.1.2. Hardware Implementation
The logic arrangement'shown in fig 7.2. is embodied in a standard TTL 
microcircuit known as "MB - OR - INVERT". The particular gate has four pairs 
of inputs and one output and performs the logic function exactly as required in 
fig 7*2. Despite the fact that there appears to be three levels of logic, the 
prime advantage of this microcircuit is that it has only one standard TTL delay
(25ns). This packet (7454) is used for outputs: cq -------kQ. Outputs bQ and
1Q are provided by one packet, (7451) which has a dual arrangement of two pairs 
of inputs and one output, and has an identical logic function to that of the 
7454. Output aQ is produced by the use of -J- of a 7400 which is a simple NAM) gate.
The ten control lines are driven from a "ONE OF TEN" decoder (9501) via 
invertor gates. The 9501 has four address lines, and ten active level low outputs. 
The redundant input combinations (decimal 10 to 15) drive all the outputs to 1
(or high). Selection of the correct address makes the chosen 9501 output go
low, all other outputs remaining high. The output from the invertor gate connected 
to this output must therefore be at 1, the remaining outputs being at 0. The 
rule placed on the control lines is satisfied by this logic grouping.
7*2.1.5. Summteary
The four bit binary word representing the incoming 'Sum' dy can be shifted 
to any one of ten places combinationally. Time delay between the reception of 
the word on the input terminals and its appearance on the output terminals is 
25nSec. The package count is sixteen.
7.5* Adders and Control Gates.
This section depends on the performance of, and is built around, the MSI
packet which contains a four bit binary full adder (7485).
The adders have first to add the value of 'Sum' dy^ from the output of the 
variable increment to the current value of Y. The second addition is of the 
up-dated value of Y (or its complement) to the current value of R.
7*5*1• Logic Design.
Because of the dependancy on the 7483 package, it is useful to summarise 
the characteristics of the unit.
LO
(■'-
bO•H
of-l•u
dOO
or
d / s•H ctfr-t ^
r-1O
4J -i— —. pi
doo
The adder adds two binary words each of four bits. A ’carry' input is 
included at the least significant end and four 'sum' outputs are provided 
together with a highest significance 'carry out'. Since carry "ripple time" 
is the limiting factor in the addition of a long word, carry 'look ahead* 
circuitry has been included in the design to minimise this delay. The adder 
block diagram is shown in fig 7*4®
In fig 7.4. consider any pair of inputs, As, Bs, where S is the level of 
significance. For the first addition, one bit of ’Sum' dy^ must appear on As 
and one bit of Y must appear on Bs. The bits must have the same level of 
significance, S. The second addition requires the Sth bit of the up-dated 
Y (or Y) to be present on Bs, the Sth bit of R being connected to As*
Thus, on As there will either be the Sth bit of 'Sum' dy or the Sth» •'n
bit of R, and on Bs there will either be the Sth bit of Y or Y. These
requirements suggest a block diagram for the control section which is shorn
in fig 7*5.
Let ’Sum' dyn(s) be written as dys. Logic equations can be written if 
it is arbitarily taken that:
(i). When b = 0, As = dys and (ii). When a = 0, Bs = Ys 
" b = 1 As = Rs " a = 1, Bs = Ys
Then:---- ---------
As = b.dys + b.Rs which is equal to b.dys + b . R s ------  (1)
Bs = a.Ys + a.Ys " " " " X.Ys + a.Ys ------- (2)
The complemented forms of (1) and (2) lead directly to the use of the 7451 
packet mentioned in section 7.2.1.2*
The control line regime is:
first addition b = 0 add 'Sum' dy to YJn
a = 0
second addition b = 1 add (subtract) Y* to R
a = 0 (1, if dx = -1)
The case of dx = 0 will be considered later.
7*5*1.2. Hardware Implementation.
Fig 7.6. shows the connections of four packets of 7485 adders needed to 
add two sixteen bit words. When dx = -1, the conditions for the second adder 
require that a = 1, a = 0. Hence a is connected to the least significant 
carry input so that a 1 can be added to convert the 1's complement of Y at 
the adder inputs to the correct 2's complement form*
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Time delays in adders.
The longest time delay has the path:
Cin (1) - C4(1) - Cin(2) - C4(2) - Cin(3) - C4(3) - S4(4).
The time delay:
A1 or B1 -, A2 or B2 ~, etc-, Cin - to C4 are equal 
and have a worst case value of 45nSec. Therefore the delay between Cin(l) 
and Cin(4) is 155nSec. The worst case time delay, Cin - S4 is 55nSec. Hence 
the worst case value for the longest time delay is 155 + 55 = 190ns. A 
typical value is 120nSec.
7*5*1*5. SummVary
The tiro additions required for the iteration are time shared using one 
adder. The relevant data is supplied to the inputs by means on control gates 
operated by control lines. There is only one stage delay (25nSec) introduced 
by the gates.
Total addition time is 25 + 25 + 155 + 155 + T = 320 + T, worst case, where 
T is the period between the first and second additions. The total package 
count is twenty.
7.4*1• The Y and R registers.
These registers have to store the Y or R 16 bit numbers. Essentially, no 
shift function is needed, new values being written in on receipt of a ’write1 
pulse on the appropriate input. Initial values, prior to computation, must be 
inserted and there is an advantage in using a serial arrangement to reduce the 
number of wires coming from a central unit (See chapter 5 , section 5.11.4).
7.4.1.1. Logic Design and Implementation.
The data to be wilt ten in to the registers is generated by the ’sum* output 
of the adders which exists in the "true" form only. The use of a "JET type of 
bistable as a register element has the disadvantage of needing an invertor gate 
in series with every ’sum* output line to create both "J" and nKM inputs.
A single line data entry bistable (type ’D1) is therefore needed. The 
bistable must also have one other important characteristic, namely that the data 
input is inactive when the clock input is .in its steady High and Low state.
The reason for this is illustrated in fig 7.7.
Assume the control gates are set for the addition of Y to R. The Q 
output is connected, via the gate to the Bs input terminal of the adder.
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The output on the SUMs line depends on the inputs As and Bs and the internal 
carry from the previous adder stage. When the clock transits from 0 to 1, 
the Q output of the bistable takes on the value of its D input. This could 
be different from the preceeding Q value. If so, some time later the SUMs 
value would change and supposing that the clock were still at 1 and that the 
D input were HOT inactive, then the Q output would change to the new value.
This cycle of events would continue at a rate determined by the propagation 
delays of the bistable, control gates and adder.
The situation could be avoided by fixing the period for which the clock 
input is at 1 (high) to a value less than the sum of the propagation delays. 
However it is more economical to have a clock pulse width inversely proportional 
to the basic clock ERF, than to have a fixed value at any PEP.
The use of the Quad D 1 latch* (7475), which has a price advantage, is 
precluded because the output follows input as long as clock is high. The 
7474 packet which contains two bistables is suitable for the purpose.
The arrangement shown in fig 7.7. is used, each element of the Y (or R) 
register taking on the new value when the appropriate common clock line goes 
high. The other register is unaffected since its common clock line is low and 
the data inputs are inhibited. The minimum clock pulse width to operate all 
units is The highest propagation delay is 50nSec.
7.4.1.2. Initial Condition Set.
The Y and R registers can be made to operate as shift registers by placing 
a logic gate between each register element. The minimum, worst case, extra 
delay introduced is 25nSec.
An alternative method is to use the ’Set* input available on every bistable, 
feeding the number in, in parallel, from another register which receives 
information from the control unit serially.
This is discussed more fully in chapter 5, section 5*11.4.
7*4*1.5. Summfrary.
Writing and storing the 16 bit number in either register is accomplished 
in a worst case time of 50nSec. The package count is sixteen, not including 
the auxilliary initial set register.
7.5.1. dz Encoding
The most significant ’sum* output of the adders (S4(4), fig 7.6) carries 
the magnitude of the output increment, dz. It must be routed through to the 
appropriate store where it is held for the whole of the next iteration.
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7.5.1.1. Logic Design and Hardware Implementation,
The encoding algorithm is identical to that of "IJniwic" (Chapter 6, 
section 6.5.)* Unlike ''Uniwic", cross coupled Iftlffl gates cannot be used for 
the stores since the updated value has to overwrite the old value, and a third 
or * trigger* input is wanted for this* The 7474 type as used for the register 
elements is suitable.
The logic equations are:
+dz = Z + (x © y ) f -dz = Z + (x© y)
Where Z is the magnitude of dz, and x = +dx terminal, and y = 1 in sign bit of .the
Y register.
x = -dx terminal, and y = 0 in sign bit of the
Y register.
Note that when x = x (+dx = -dx = 1, the dx input is zero), x © y = x © y =
jr +  y  =  1.
These equations can be implemented by the arrangement shown in fig 7.8.
The Ml© gates shown add one standard time delay so far as Z is concerned. The 
7451 does not contribute,provided its propagation delay is less than the time 
needed to add + Y to R. The relevant x and y inputs are set up just after the 
Y* value is written into the Y register, and therefore the 7451 has the addition 
time available to establish its outputs.
The output of the MUD gates appearing at the D inputs of the bistables 
is transferred to the Q outputs just after the leading edge of the * write dz* 
clock pulse.
7.5*1.2. Summfeary
The output increment is encoded after a time delay of 25nSec, and it 
appears at the output of the storage bistables 45nSec after the leading edge 
of the clock pulse. The package count is three.
7.6.1. Integrator Control Unit.
This section operates the control lines, distributes the pulses to 'write* 
inputs of bistables and ensures that the integrator starts computation at a 
predetermined point in the iteration.
7.6.1.1. Logic Design and Implementation.
The required functions, in time order from a given reference are:-
(i) Set control lines b, b and a, a to 0, 1.
(ii) Supply the Y register 'write' line with a clock pulse.
(a) For any value of dz set control lines t, I to 0, 1.
0») For dx = 0, 1, set control lines a, a to 0, 1•
(c) For dx = -1, set control lines a, a to 1, 0.
^ v^’(a) For any value of dx, supply 'write dz' line with clock pulse.
(b) For dx =1, -1, supply the R register 'write* line with a clock pulse.
(c) For dx = 0, do not supply the R register 'write* line with a clock
pulse.
(v). As (i).
Stage (i) provides the means of adding 'Sum* dy ■ to Y and stage (ii) 
the pulse to up-date the value of Y. Stage (iii) adjusts the control lines 
so that +Y or -Y may be added to R. Stage (iv) satisfies the condition that 
if dx = 0, the Y register gets up-dated but not the R register. The dz encode 
logic (see previous section) ensures that a zero dz increment appears at the 
output under this condition. A closer look at (i), (ii)> (iii), and (iv) shows 
that alternate clock pulses are routed to the Y register 'write* line, then 
to the dz 'write* line and R register 'write* line (unless dx = 0). Also, the 
b, b control lines change their state every clock pulse. The a, a lines 
change only on receipt of a -dx increment.
One means of distributing alternate pulses, each to its own line is the 
use of a bistable in its 'toggling* mode. Provided the bistable changes state 
on the trailing edge of the clock pulse, the AND gates in fig 7.9 will be enabled 
alternately and allow a clock pulse through to its output. Which output line 
that first receives a pulse depends on the initial condition of the bistable.
In fig 7.9* that condition is Q = 1, Q = 0, and thus line 1 will receive the 
first pulse. Note that the b, b lines can be driven from the Q, Q outputs, 
if 0/P line 1 is made the Y write line. o/P line 3 receives the same pulses as 
line 2 if the dx input to the AND gate does not inhibit. Hence line 2 is used 
as the'write* dz line and line 3 as the R *write' line.
7*6.1.2. Y, R. dz * write1 Lines.
The Y and R registers each consist of 16 bistables and each register has 
a common 'write' line. The load imposed by a single trigger input is 2 x standard 
loads and the fan out of the Y, R 'write* line generators will therefore have 
to be 32. Highest fan out of the dual NAND buffer gate (7440) is 30, but the^  
two gates may be paralleled (input and output) giving a maximum fan out of 60 
The increase in propagation delay compared with a single gate is 2nSec.
It is necessary that the dz 'write' pulse should occur before, or at worst, 
simultaneously with the R 'write' pulse. If it were later, the new value of R*
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now stored in the R register might change the magnitude of dz appearing at the 
most significant 'sum* output of the adders. The method shown in fig 7.10 makes 
certain that an incorrect increment will not he produced since there are nearly 
equal propagation delays from the clock input to each output.
The R rwrite1 line is inhibited when the 4-dx input = -dx input = 1 (dx =  0) 
because the output of HAND gate will be at 0. This makes R fwrite* =0.
7.6.1.5# Control Lines.
Every control line is loaded by 16 standard loads so that the use of a 
single buffer gate is essential. The b, b line driver inputs are taken from 
the proper Q and Q terminals of the bistable to satisfy the conditions in 
section 7.6.1.1. (i) and (iii).
The a, a lines are a little more complicated. It will be seen that, 
initially the Q output is at 0 so that the a line is at 1 and by virtue of the 
cross coupling between the buffer gates, a = 0. This situation only changes 
when Q = 1 (phase (iii)) and the -dx terminal is 0. The remaining input to 
the NAM) buffer gate must be put to 0 to reverse the a, a lines from their 
positive dx value. For all other conditions it must be at 1* A truth table 
may be drawn:
Q -dx i/P to
0 0 1
0 1 1
1 0 0
1 1 1
This yields. q # = j/p to NAND. Cross coupling is necessary to make the 
a line = 0 when Q has returned to 0 and driven the a line to 1 •
The minimum clock pulse width is 20nSec for the 7472 and 30nSec for the
7474* The applied clock pulse width must never be less than 30nSee and is 
usually kept at 40nSec as a safety factor.
7.6.1.4. Summflary.
All the control functions are carried out with a package count of seven. 
None of the propagation delays affects the speed of the integrator to a first 
order, the pulses on the 'write1 lines "lagging" the applied clock pulses by
the amount of the delay.
7.7. Overall Performance.
This section discusses the overall theoretical performance assuming that 
worst case values apply to every microcircuit involved in the construction of 
an integrator.
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7.7*1. Operating-Speed.
The highest operating speed is found by the summation of the relevant 
propagation delays. They are listed below:-
a). Integrator input terminals to variable increment terminals
b). Input to output variable increment
c). Output of variable increment to input of adders
d). Add 'Sum' dyn to Y
e). Write F  in I register and reset control lines
(CP width = 30ns)
f). Present R and Y* (or -Y*) to input of adders
g). Add + Y* to R
h). Encode dz
i). Write R*, write dz and store
Thus an integrator whose dz output is connected to one of its dy inputs would 
have a theoretically best speed of 1*47 million iterations per second.
7.7.2. Supply Line Current Drain.
See remarks in Chapter 6, section 6.8.1. For Padawic, the current drain 
is 1.56A (for a single dy input).
7.8. Construction
All the devices used are either 14 or 16 pin dual-in-line packages. Most 
of the packets are plastic coated, the remainder being ceramic encapsulated.
The packages are laid out on three SRBP boards each 4t " x 4", which are punched 
with a matrix of holes 1/10" apart. Solder pins that are a push fit into the 
holes are used for the HT supply pins and any other package pin that is either 
an input, output or a test point. The pins are also used for interboard and 
outboard connections.
The layout is designed to minimise path length and for the short runs, 
tinned copper wire is employed, longer runs being wired in 7/0048” P.V.C. 
coated wire. The longest run is 10".
7.9. Tests and Practical Performance.
The testing of a newly completed machine needs some care to ensure that 
all functions are available and working. It has been found easiest to work 
through the basic algorithm, testing step by step. Fall use is made of indicator 
lights which are illuminated when a logic 1 appears on the lamp drive circuit 
input, and is extinguished for all other conditions.
100ns
25ns
25ns
190ns
55ns
25ns
190ns
25ns
45ns
680ns
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7.9.1.
The one-of-ten decoder is now addressed to give a multiplication factor 
of 1 (n.= 0), and a single positive increment of dy is applied to the input.
The resulting output is inspected, and if correct, the address lilies,are 
operated so that all the multiplying factors are produced in turn. If there 
is still no fault, a negative increment is substituted and the test repeated.
The final check is run with a zero dy applied. The variable inclement section 
is now functional for any ’Sum' dy^ word within the range (+7).
7.9.2.
The monitor lights are now connected to the Y and R register Q outputs and 
a manual clock generator is wired to the 'clock' input of the integrator control 
unit, (section 7.6.1.). The registers are cleared to zero, a multiplying factor 
x 1 is set, a positive increment is placed on the dx input and a negative on one 
of the dy inputs. The first clock pulse is produced. The Y register should now 
have its 16 individual registers each storing a 1» A second clock pulse must 
now write this number into the R register, leaving intact the number in the 
Y register.
If this sequence occurs then a large part of the integrator is functioning 
properly. The tests show that the control unit is feeding pulses to the Y and 
R 'write' lines as appropriate, and also is operating the control lines correctly. 
The control gates are supplying the adder inputs with the wanted numbers. There 
is a path through the adders, and the data appearing at the sum outputs is being 
stored by the bistables of the Y and R registers.
The registers are cleared and the 'set' pin of each bistable that makes up 
the Y and R registers is pulsed to 0 volts. All the lights must be illuminated. 
The loading facility of the registers has now been tested.
7*9.3.
Both registers are again cleared, and the -dy increment removed from the 
input (leaving zero dy). A 1 is set into the least significant place of Y and 
a pulse generator is connected to the integrator clock input. The PRF is set 
to about 20Hz. According to the algorithm, the Y number must remain constant, 
but the value of R must increase by one least significant bit per iteration.
The R register behaves as if it were a 16 bit binary fonward counter - this 
makes the operation easy to check. The test is repeated for a positive dy input, 
where now- the Y register assumes a counting mode. Both tests are done again, 
first with a negative dy increment to observe the Y register acting as a binary 
reverse counter, and then the 1 is returned to the least significant place of Y
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and a negative dx value is placed on the dx terminals* In this situation the 
R register must now behave as a binary reverse counter because a 1 is subtracted 
from it each iteration*
7.9-4.
The dz encode network is simply tested by arranging a 1 to be on the S4(4) 
output, and setting up the conditions for signing, by assigning combinations 
of binary variables to the + dx terminals and the most significant bit of the 
Y register. Manual operation of the clock,at least twice, must write the wanted 
dz into the correct store. The test is carried out for the three values of dz, 
finally ensuring that with a 0 on S4(4) the stores take on a zero increment 
irrespective of the sign of dz.
7.9-5. '
The remaining tests check:
(a) The absence of the R write pulse when dx = 0.
(b) The starting of the integrator at the right point of the iteration*
(c) The working of sundry ’set’ and ’clear’ functions.
The individual integrator’s highest working computational speed can now 
be found, and for this a y -  exp x loop, is set up (Chapter 2 Section ). The 
monitor lights are connected to the Y and R registers Q outputs and the pulse 
generator is set to give a pulse width of 50nSec (the lowest ’guaranteed’ value 
to operate all units). The PKF is set to correspond to the theoretically 
highest speed of 1.5 x 10^ iterations per second. A 1 is placed in the least 
significant place of the Y register. The integrator is started up and if the 
run is satisfactory, the pulse width is reduced until there is a failure. The 
width is then returned to a value where successful computation takes place and 
the PRF increased until failure occurs again. The value of PRF and the way in 
which failure took place are noted.
7.10.Functional and Static Tests (Results)
Five machines were built and fully tested. All machines worked correctly 
as required by the algorithm without the need for any modifications. The 
average dc consumption was 1 ampere.
7.10.1. Dynamic Tests.
All machines computed exp x at the maximum theoretical iteration rate.
Dynamic performance was improved by a number of small "housekeeping" modifications. 
All 7440 HAND buffer gates used in the control section were each decoupled 
with a 0.1uf capacitor placed very close to their power supply pins. Each 
integrator board had, at least, two 0.1uf capacitors decoupling the supply lines.
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The general ’clear’ (which makes the integrator ready for computation) 
connecting pin is taken via a 560 ohm resistor to the positive supply line 
and via a 0.1uf capacitor to the earth line. -
The lowest and highest PRF values that led to malfunctioning were 6MHz 
(3 Million iterations per Second) and 9MHZ (4.5 Million Iterations per Second).
7.41.Conclusions.
All the integrators built performed better that the theoretical limits 
predicted. No design changes or major modifications were required.
7.11.1. Discussion of Test Results.
The major interest centres round the possible reasons for the failure of 
computation at high values of PRF and low pulse widths. It is extremely 
difficult to carry out experiments to check any theory of fault generation.
The crucial events occur transiently in a few tens of nanoseconds. The fact 
that a fault has taken place can sometimes be seen by an uncharacteristic change 
in the pattern of the lights, but more often, it is necessary to stop the clock 
and examine the contents of the registers. Because of the singularity of the 
event, the use of an oscilloscope is precluded and the only means of diagnosis 
is from the 'steady state' conditions before and after failure.
Failure due to the reduction in pulse width is almost certainly due to the 
degradation of the pulse at the trigger inputs of the bistables. The generated 
pulse was examined on the oscilloscope via a 50 ohm coaxial line from a Tee 
junction directly at the pulse generator output point. The coaxial line from 
the other outlet of the Tee went to the ’clock' input of the integrator under 
test and was terminated with a 50 ohm resistor near the input. The write pulse 
was examined at the end of the write line remote from the driving buffer gate. 
The display revealed a pulse that was about IQffo of the amplitude of the input 
pulse together with low damped oscillatory voltage which extended from one pulse 
to the next. Attempts to improve the waveform at this point by a temporary 
network of capacitors and resistors led to a slightly better performance.
Failure, due to the increase of PRF, took the form of the Y register 
number suddenly becoming static, the R register number still changing its 
value. Proper computation would resume when the PRF was reduced, the initial 
conditions being the contents of the registers at the time of failure.
The inability to write a non zero dz is the probable cause of failure •
The majority of the dz increments generated are zero except for the last x of 
the computation. If, when a positive dz should be written, the leading edge 
of the dz write pulse occurs before the 1 from the most significant sum output 
lias propagated to the D terminals, an incorrect output increment having the
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value zero will be stored. At, or above this failing speed, the state of 
affairs persists with the consequence that dz increments are zero. The Y 
register cannot be updated (because 'Sum* dy^ is zero) and therefore must 
remain static at some value which is being added to the R register every 
iteration. Any overflows are lost,
It was thought that, at high speeds, the loss of one or two dzs brought, 
about by the ripple carry delay in the adders would remain undetected. This 
has been found to be a false proposition. Any computation can be run as slowly 
as desired if there is a reduction in the clock frequency. In the case of 
y = exp x, the computation automatically ends on the appearance of a 1 in the 
most significant bit of the Y register. The R register will have some number 
stored in it. It is safe to assume that no errors have accrued because of carry 
delay at the low clock speed. Therefore if the same number is present in R at 
the end of a run, there have been 110 errors during that run and this is true 
for any value of clock PRF. Hence there is a form of ’indicator1 which can be 
used to detect errors attributable to propagation delays in the adders.
7.12. General
Each machine was connected so as to carry out all the possible single­
integrator functions at several different settings of the variable increment 
control (section 7.2.1).
Two machines were hardwire interconnected to form a Sine/Cosine loop.
The highest clock frequency before failure occured was 5MHz, giving an 
iteration rate of 2.5 million per second. The frequency of the output 
waveforms was approximately 8Hz, using the full length of the Y register.
Other multi-machine arrangements were examined.
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CHAPTER 8. 
IHTBRC OM'IECT I ON METHODS
Introduction
Interconnection topics are briefly mentioned in chapter 2.
In the design phase of the two types of integrator described in chapters 
6 and 7, the existence of some kind of interconnection system was assumed.
The parallel dy assemblers (chapter 5, section 5.11*2. and appendix 1) are 
components that can be applied to either a patch panel or a hardwired 
connection but are particularly useful for the latter because the number of 
inputs per integrator can be tailored to the needs of the problem under 
investigation.
8.1.
Any interconnection method, especially with large DDAs, must be flexible 
enough to realise the full potential of integrators and potentiometers in 
the solution of as many different types of problems as possible.
Clearly, the hardwired method is very restrictive since there is only 
one way in which integrators can be connected. Changing the program in a 
large machine would be a major ■ undertaking and is time consuming and uneconomic.
The patch panel solves some of these problems. The inputs and outputs 
of every integrator and potentiometer are brought out to sockets located in 
the panel. Plying leads, terminated in plugs, then connect integrator to 
integrator according to the required pattern. The DBA is now freed to tackle 
a variety of problems and in some situations the machine can be quickly 
transferred from one problem to the next by the use of pre-plugged patch boards.
There are a number of disadvantages. Plugging a patch board has to be 
done by hand and when completed, a trial run is necessary to check the 
integrity of the patching. Also, the general arrangement represents an 
electrical network that adversely affects the transmission of pulses. The 
inductance, stray capacitance and contact resistance of the plugs degrades 
the rise and fall times,and spurious signals can be generated due to 
reflections set up at incorrectly terminated junctions.
The patch panel is expensive because of the relatively high degree of 
mechanical precision necessaiy to ensure low contact resistance, and a good 
fit of plug into socket to minimise electrical noise created by vibration.
page 89
8.2.
The methods described in the section above are basically those of the 
Analog computer. They suit both the engineering requirements and the uses 
to which it is put.
The totally digital orientation of all the elements of the DDA indicates 
the need for a different approach. A study must take into account that 
increment transmission is in pulse form and that the variety of uses of the 
DDA may call for some kind of programmed network to connect the elements 
together.
8.2.1.
In order to establish some sort of outline specification for an 
interconnection system it is necessary to find an application of a DDA that 
depends on the existence of a sophisticated system of interconnection to be 
at its most effective. Such an application is felt to lie in the field of 
Hybrid Computing. In section 1.4, Chapter 1 a brief description of a hybrid 
computing system is given. It is mentioned that the conventional hybrid 
computer consists of analog integrators controlled either by accompanying 
digital logic, or more remotely by a general purpose digital computer.
It is clear that the DDA is ideal for this application, particularly 
since the integrators, which work digitally, readily lend themselves to 
control by other digital machines. A potent tool is created if the controlling 
general purpose digital computer is also used to carry out the interconnection 
procedures in addition to its usual role of initial condition insertion, 
parameter changes, and logic decisions etc. Thus the whole operation may be 
organised at one source, by the use of a conventional high-level language for 
programming the digital computer and the accompanying DDA.
8.2.2.
The task of designing the interface between the controlling computer and 
DDA can be split up into two parts. One part deals with the output from the 
computer which is in some coded language and its hardware conversion to a 
form acceptable to the second part. This is concerned with the actual 
mechanism of interconnecting the elements from the instructions received from 
logic signals which are generated either by the originating computer, or from 
some other source. In a "free standing" DDA, the logic signals for 
interconnection are produced by electro-mechanical means from the control unit.
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The remainder of this chapter deals with the design of the second 
part of the interface. The integrators and potentiometers described in 
chapter 7 will be the elements concerned in the connection regime. The dz 
increments are in the form described in chapter 5, section 5•2.2.5•
8.5. Basic Methods.
The fundamental assumption is repeated here, that all elements that 
; make up a DDA can communicate with each other without major restriction 
(Chapter 2, Section 2.4.1.)
Each integrator may have several potentiometers attached and in this 
case, there will be a number of outputs from the integrator equal to the 
number of potentiometers. These outputs must be capable of connection to 
dy and dx inputs on all other integrators. A single output cannot connect to 
more than one dy input on a given integrator.
8.5.1.
Some preliminary work has led to the rejection of several early ideas. 
Amongst these was a method which would yield the best possible operating 
speed. All the outputs of all the elements are taken to an input control 
unit on every integrator. The control units then select, combinationally, 
the outputs required as inputs for its parent integrator. The data on the 
selected lines is parallel added in the case of the dy inputs and 'Sum' dy 
is presented for processing. The dx terminal receives its input separately, 
but concurrently with the dy terminals. This is the fastest system because 
the only delays are the propagation times of the selector and the combinational 
adder producing ’Sum1 dy.
8.5.1.1.
The method must be rejected on the basis of cost. Consider a system 
of six integrators, each having three dy inputs. Discounting the dx input, 
there are 41 remaining selections to be made by each integrator control unit. 
Added to the cost of the selection logic, there is the cost of the storage 
required, together with the three input parallel dy assembler. The total 
cost is out of proportion to the modest facilities provided to a small number 
of integrators. Expansion in the number of integrators and dy inputs leads 
leads to a. prohibitive escalation in the amount of logic and expense.
8.5.1.2.
Other rejected ideas were financially reasonable, but lengthened the 
iteration time to about twenty to thirty times that achieved by the basic 
integrator. Had these methods of interconnection been adopted, the use of the 
"Uniwic” integrator (chapter 6) would have had to have been considered.
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An effective compromise must lie between these two extremes*
8*4* The Chosen Method.
The appearance of a new MSI element strongly influenced the final 
design choice. The microcircuit involved is the 74150, a 16 bit Multiplexer/ 
Encoder. It will be described more fully, later in the chapter. Pull use 
is also made of the other MSI elements available, as construction of this 
system in simple logic gates is unsatisfactory.
8*4*1• Number of dy inputs.
This topic is mentioned in chapter 5, section 5*6. The figure of seven 
inputs is modified in section 5*11*2 later in the same chapter. The 
modification is due to the utilisation of the parallel dy assemblers.
Por reasons given in section 8.1., the parallel assemblers must be 
abandoned together with the design choices based on them. Hence the decision 
as to the number of dy inputs has now to be reconsidered, and based on the 
discussion of section 5*6, the number will remain at seven.
8.4.2.
When considering an interconnection system it is convenient to split 
the iteration into two parts. The first is the integration phase which 
begins when the ’Sum' dy word is received and ends when the dz increments 
are held in the potentiometer stores. The second is the interconnection 
phase and this begins with the assembly of the dz increments and ends with 
the production of ’Sum1 dy.
During the interconnection phase, each integrator must receive for the 
next integration phase:
(a) a dx input from a single source
(b) a four bit weighted word made up of increments from up to 
seven sources.
(a) and (b) are the prime functions of an interconnection system.
8.4.3.
Let there be N potentiometers and M associated integrators in a given 
DDA. There are two wires from each potentiometer dz output. All 2N output 
wires are connected to the input terminals of M input units, one on each 
integrator. Every input unit has the ability to select any eight increment 
values from N, and to convert these to a form suitable for its associated 
integrator. During the interconnection phase all input units carry out this 
selection procedure ready for the following integration phase when the
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integrators are processed. The longest time taken for any input unit to 
assemble and recast the data determines the maximum length of the 
interconnection phase. Because the input units operate simultaneously, 
the interconnection period is independant of the number of integrators and 
potentiometers. The length of time involved is solely determined by the 
number of selections from the H pairs that has to be made.
The input unit must route one of the selected increments to the dx 
input while the remaining seven are converted into a weighted word for the 
’Sum’ dy input. The method of selecting the required increments is to apply 
eight special clock pulses to all input units concurrently. The first 
increment chosen is (arbitarily) sent to the dx inputs. The other seven are 
used to compile ’Sum1 dy.
8.4.3.1.
The eight clock pulses operate an element which functions as a single 
pole switch. To this pole can be connected, sequentially, any of the II inputs 
up to a total of eight selections. The change from one selection to the
next is initiated by a clock pulse and the choice of selection is achieved by
using address inputs to the element. There are two elements, with common 
address lines, to cope with the two wires comprising an input pair.
The ’Sum’ dy word is assembled on a forward/reverse counter much as in
”$n£wic” (Chapter 6, section 6.2), the major difference being in the use of 
an MSI f / r counter which has a counting rate fifteen times as fast.
Great care has to be taken with logic design and with the timing of the 
system to get correct operation at high speed.
The detailed design and operation of each part is now examined in 
detail.
8.5.1* Data Selectors
These have the task of selecting, from the N pairs of dz outputs, 
the eight selected increments for the parent integrator.
8.5.1.1. Logic design and Hardware Implementation
The basic logic device used is an MSI element, the 74150 which is a 
16 bit data selector. A full description is given since two of these devices 
fulfils the hardware requirements of this section.
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Consider the Block diagram shown below
a b e d  En_i <— i— i— i—
6) - 
,7)- 
8) -  
'9) —
2
5
,4
.5
10)-
11) -
0/P
(ii). The output is the complement of 
the value of the selected input.
A strobe pulse may be applied to the En 
input so that the output takes up the
*(i). output will be at 1 irrespective 
of the state of any input if En = 1.
The logic equation linking output with 
inputs is:~
value of the selected input for the period that the strobe pulse is at 0. The 
input can also serve as an isolator preventing any transmission while it is at 1 •
Two of these blocks are used to provide interconnection facilities for 
an installation having up to fifteen dz outputs.
The wiring connections are made in the following way. The positive dz 
line of potentiometer No. j is taken to input (l) on block A. The negative 
dz line of the same potentiometer is taken to input (1) on block B. Potentiometer 
No. j+1 has its +dz line connected to (2)A and - dz line to (2)B, and so on to 
potentiometer No. j +14. The remaining pair, 16(a ), 16(b ) are both left open 
circuit. The a,b,c, and d lines of both blocks are commoned are are taken to 
the shift register outputs (see next section). Both En inputs are connected to 
a 0 level so as to enable both blocks permanently.
The pair, 16(a ), 16(b) which are open circuit behave as if a logic 1 is 
present at both inputs. This is identical to a zero dz applied to these inputs 
and this position is selected when there are less than seven dy connections 
required to be made to the integrator.
8.5*1*2. Summtary
The inputs from 15 integrators and one 'dummy1 which acts as a zero dz 
input can be selected and routed through to the output in a worst case time 
of 40nSec per input. The total time for the eight inputs is therefore 320nSec. 
Two packets are needed.
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8.5*2* Selector Register.
In the previous section, selection of dz increment was made by activating 
the four control lines. The selector registers, which are updated prior to 
computation, provide the lines with the necessary values.
8.5*2.1. Logic Design and Hardware Implementation
Further use is made of MSI elements. Four packets of 8 bit capacity 
shift registers supply the basic storage requirements. The package number is 
7491 and a brief description follows:
The Q, Q output terminals of cell No. 8 are available together with tiro 
single rail inputs Ai and Bi which feed data to cell No. 1. Drive for the 
internal common shift line is provided by an inverting driver which causes 
the register to shift data on the 0 - 1  transition of the input clock pulse. 
Normal TTL fan-outs apply at the outputs.
There are two phases involved. The selector registers of each integrator 
have to be individually loaded before computation, and then the established 
pattern must be recirculated during computation so that the interconnection 
control data remains constant.
The complete section logic diagram for one integrator is shown in fig.8.1.
In order to write a 1 into the first cell of any register, both input 
terminals, Ai, Bi, must be at 1. Control gates are required at these inputs 
to route the data in phases 1 and 2.
Let C be a control line, and Si the precompute data input to register i. 
Q8i is the Q output of the eigbh cell.
Suppose that when C = 0, = and when C = 1,
Bi = 1 Ai = 1
the logic equations are:
Ai = QjBi + C = Q8.C
Bi = Si + C = Si.C .
The second form is the most convenient as it is implemented directly in 
simple NAND gates. The inverted data required on the serial inputs (Si) is 
no disadvantage as the control unit can transmit it in this form. The control 
lines C, C, are operated by an k/s bistable. When the ’set’ input is pulsed 
to 0, the Q output goes to 1 and inputs Si are active. When the 1 clear1
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input is pulsed to 0, Q = 0 and the data stored in the shift registers 
is allowed.to recirculate.
The shift inputs (t ) of all registers are commoned and are taken to 
the output of the invertor gate (i) fig.8.1. The input to this gate is 
the special pulse line from the control unit. The reason for the invertor 
gate is explained in the section on waveforms.
8.5.2.2. SummWary.
Serial data may both be inserted and recirculated at a worst rate of 
10MHz. Seven packets are needed.
8.5*5* Programming example.
It is felt that it would be helpful at this stage to give an example 
of programming which underlines the work of the previous sections.
Suppose an integrator’s dy inputs are connected in the following way:- 
a dy input is connected to the dz output of integrator No. 1.
u ii ii ii , ii ii ti n n ti
it it tt ii ti ii ti it ii ii
tt it ii it ti ii it ti it ii
The three remaining dy inputs are not used.
The dx input is connected to the output of integrator No. 10.
Pig. 8.2. shows the shift registers with the individual cells holding 
the required values. The eight bit word that is written into each register 
is shown on the right. Before the first shift pulse, the digits in column 
8 (composed of the four No. 8 cells) will also appear in the boxes on the 
left which denote the a,byc, and d control lines of the selector blocks.
Since line a carries the least and line d, the most significant bit of the 
four bit binary word applied to the control lines, the binary number appearing 
is equal to decimal 10. Therefore the dz output of integrator No. 10 which 
is connected to the No. 10 input terminals on Blocks A and B is switched 
through to the blocks outputs and thence to the dx store of the integrator.
After the transition of the first shift pulse, the values, initially in 
column 7 are applied to the control lines. The decimal number is 1 and the 
selector blocks now switch through the dz output of integrator No.1. This 
increment and all the remaining ones are routed to the dy Forward/re verse 
counter. After the next shift pulse the values in column six, which equal 
decimal 4* addresses the input pairs 4(a ), 4(b ) and the dz of integrator 
No.4 is switched to the selector blocks’ outputs.
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No. 5. 
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This sequence is repeated until all eight shift pulses are completed 
and the orignal values are returned to the cells they occupied at the start* 
Note that columns 4, 3, and 2 are identical numbers, and when this output 
is on the control lines the selector blocks are addressed on their 16(a ),
16(b ) inputs. A zero dy increment is recorded in each case.
8.5*4* Timing and Clock Pulses.
Timing is crucial to the successful high-speed operation of the 
interconnect system.
8.5*4.1• Clock.
It has been decided that the special interconnect clock waveform will 
have a Mark/Space ratio of unity because this is easy to generate and control. 
It will be distributed to all interconnect units from the control unit. The 
time relationship that it bears with the integrator clock pulses is also 
decided at the control unit. The fastest clock rate depends upon the logic 
design, but as indicated in section 8.5.2. the highest this can be is dictated 
by the performance of the shift registers and has the value of 10MHz.
8.5.4.2. Timing
A most important requirement of the design is that any timed logic 
functions must not rely for successful operation on a fixed mark/space 
ratio or pulse width. Everything must be timed from, and operate on, clock 
edges. In this way the effect of any degradation of the 10MHz special clock 
waveform will be minimised. There are two basic 'write1 functions
1). Write the chosen increment into the dx store
2). Write the chosen increments into the dy forward/reverse counter.
A preliminary design study has shown that there has to be one stage of 
logic between the clock input and the 'write1 input terminals of both the 
dx store and dy counter (51, 41, 21, fig 8.0). These single stages cause 
inversion and because all the stores, counters, and shift registers operate 
on the 0 — 1 transition, there must be an inversion between the clock input 
and the selector shift registers' shift line (i, fig. 8.0). Thus, those 
units that should operate on the identical edge of the same pulse are able 
to do so, assuming that the propagation delays of the gates do not differ 
greatly.
A waveform disgram is shown in fig. 8¥. The waveforms are drawn on 
the basis of the block diagram (fig. 8.0) developed in the preliminary study. 
Apart from minor details the logic design is very similar to the final one 
discussed in this chapter, and hence the waveforms of fig. 8W apply.
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The waveforms are dram assuming an ideal shape. An attempt is made 
to indicate propagation delays by drawing an output edge, following slightly 
behind the input edge that produced it* The time delays shown are not to 
scale. With reference to fig 8¥:-
Waveform (l) is the special clock waveform distributed amongst all the 
interconnecting units of the DDA*
Waveform (2) is (1) inverted and is applied to the shift line of the 
shift registers and to the trigger input of the dx, dy control bistable*
(3) is the Q terminal output of this bistable.
(4) is one of the four 8 bit shift registers’ cell 8 output. It 
is connected to one of the control lines a, b, c, or d*
(5) and (6) represents a notional set of values appearing 
directly at the output of selector blocks - (5) is block A, (6), block B.
(7) and (8) are the waveforms received by the data inputs of the 
dx stores and the dy forward/reverse counter. They are inverted, delayed 
versions of (5) and (6).
1
indicated in waveform (2) are the edges and levels which start and 
terminate the various actions. The suffixes W and S refer to ’write' and 
’start1 respectively, so that dy^S is the start of the sequence of events to 
bring the value of the increment to be stored in the dy^ position, to the 
input terminals of the counter. The increment is actually counted in near 
the beginning of the ’write1 dy^ phase which is indicated by the arrow.
The shaded areas on waveform (7) represent periods of time when the 
waveform is liable to transitory changes of level due to differing propagation 
delays and slight clock skew. The dx and dy store data inputs must be inactive 
at these periods in order to avoid incorrect values being registered.
8.5.4.%
The sequence of events is as follows
Towards the end of an integration phase, concurrently with the writing 
of the dz value, a control is set so that the first increment will be routed 
to the dx store. The Q output of this control is waveform (3). At the end 
of the previous interconnection phase, the shift registers have at their 
outputs the address of the dx increment of the present phase. Thus the 
selector blocks are enabled to receive the incoming increment and the 
increment values are established on the data inputs of the dx store. On the 
occurence of the first 0 - 1 transition of waveform (2), the data is written
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in to the dx store, the contents of the shift registers is moved one place, 
and a new address value is applied to the control lines. The dx, dy control 
is reset also so that the next seven increments are passed to the dy counter. 
The address lines of the selector blocks now have the values to select the 
next increment, which is the first of the dy values.
After every 0 - 1 transition of waveform (2), there is a short interval 
where various points in the circuit have transient logic levels, and the system 
must be allowed to settle before the next action is taken. The formation 
of the transients is due to
1). The shift registers, in general, will not have equal propagation 
delays from shift terminal (clock input) to the Q output of cell Wo. 8, so 
that the wanted four bit word will not appear on the control lines until the 
shift register with the longest delay has the correct value. Therefore, if 
any intermediate address exists long enough, a wrong dz increment may be 
selected.
2). There is, generally, unequal propagation delays in the A and B 
selector blocks. Suppose that the correct values are instantly established 
on the control lines. The previous selected dz will remain for a short time
at the blocks' output, and eventually a change will take place. However, block
A may change first, and until block B changes, an unwanted dz increment exists. 
The correct quantity will be set up at the end of the longest propagation delay.
3). Unequal propagation delays in the Aq and Bq invertors, with the 
same outcome as discussed in 2) above.
4). Unequal delays in gates 31 and 41. Same result as 2).
After the delays, the first of the dy increments is on the outputs of the
selector blocks and eventually to the 'UP' and 'DOWN1 inputs of the counter. 
Because of the type of counter used, the dy increment is accumulated when 
waveform (2) transits from 1 to 0. This procedure continues until the eighth 
clock pulse is reached, the last edge of all reading in the seventh dy and 
replacing the data in the shift register as it was before the start of the 
interconnection phase.
The situation is now:-
(a). the dx increment is held in the dx store and is applied to the 
integrator dx terminals.
(b). The counter contains the sum of the dy increments, 'Sum' dy.
Integration can now proceed and the interconnection phase comes to an end.
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8.5.5. dy control and dx store
The control has the task of routing the first increment of the eight 
to the dx store and the remaining seven to the dy counter, A dx store must 
he provided to hold the value, until the encoding of the.dz at the end of the 
next integration phase.
8.5.5.1* Logic Design and Hardware Implementation.
The dx store and the control bistable can both be type 'D' bistables 
(7474)* They are very suitable, being edge triggered and having one data 
input. See fig. 8.5*
The output from the selector blocks being active level low are inverted 
and designated Aq and Bq. Let the Q output of the dx, dy control (X,T BIS in 
fig. 8.3) be designated 'CON1.
The design stems from a truth table part of which is shown below.
where D+, D-, and T are 
outputs on the truth table. 
It is arbitarily assumed 
that when 'CON' =1, the dx 
inputs are enabled.
The remaining twelve positions have outputs as shown in row (1). The
3)+, D- inputs may have 'don't care’ conditions (x) written against them 
since there will be no change of value stored if the trigger input is 
inhibited by making T = 1. The clock input waveform concerned with fig.8.3* 
is waveform (l) in fig. 8.W. Because the dx information is written on the 
0 - 1  edge of (2) fig. 8.W., and the inversion of gate 21, T = 0 when clock 
= 1 for data appearing on the D+, D- terminals to be stored on the clock's 
next 1 - 0 transition. When clock is 0, T always equals 1.
From the truth table, D+ = A and D- = B and therefore invertor gateso o
must be placed at the outputs from the selector blocks. The logic equation
'CON' Clock A0 B0 D+ D- T
Row (1). 1 1 0 0 X X 1
Row (2). 1 1 0 1 0 1 0
Row (3). 1 1 1 0 1 0 0
Row (4)* 1 1 • 1 1 1 1 0
for T = 'CON* + clock + A .B can be reduced to 'CON' + clock = 'CON'.clock,0 0  7
if the possibility of spurious data being stored is permitted between the
signing of the previous dz and the taking up of the next dx increment (see (9)
fig. 8.W). Provided that the final values stored are the wanted ones, there
is no justification for the extra gating required for producing Ao.Bq. In
any case, there is only a small chance that A = 0 when B =0, since this iso 0
a transient condition.
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The trigger input to X,Y BIS must be inverted from clock so that the Q 
output can change from 1 -0 on the 0 - 1  edge of waveform (2). Note that the 
Q output will always be driven to 0 when the trigger input is activated, 
because the 'D' input is permanently set to 0. Q is set to 1 by the 'write dz' 
pulse (inverted) from the main integrator applied to the 'set' input* Any 
information will appear at the D+, D- inputs so long as Q is at 1 • Gate K is 
dram for convenience, the actual drive to the T terminal is derived from 
the shift register shift line*
8.5.5.2. Timing.
It is necessary that the 0 - 1  edge arrives at the trigger input of the 
dx stores with a delay less than the sum of the following :-
(i). The delay between the 0 - 1 transition of the shift pulse 
and the setting up of the new values at the output terminals of the shift 
registers (the shortest of any of these).
(ii). The shortest value of the delay between the first new 
address value (which may be transitory because of (l), section 8.5.4.3*) 
appearing on the control lines and the production of new values of increment 
at the selector blocks A and B outputs.
(iii). The shortest delay of any gate between the block outputs 
and the dx store data input terminals.
If the delay is greater than the sum of (i), (ii) and (iii) there is 
the likelihood of an incorrect data being written in to the dx store. Gate 
21, which is the cause of the delay will have a propagation time of much less 
than (i) 4- (ii) + (iii).
It will be seen from fig 8.3 and 8.0 that gate 21 is not logically 
required. If the Q output of X,Y BIS were taken to the dx stores common T 
line, the resulting 0 — 1 edge would operate the stores in the required 
manner, ie the inputs to gate 21 are 'CON' and clock and the logic eauation:-
T = 'CON'.clock
If clock always = 1, then TT = 'CON' , which is the output of the Q terminal.
The reason for the inclusion of the gate 21 is that the propagation delay 
from the clock input via gate K to the Q terminal of X,Y BIS could conceivably 
be equal to or greater than (i) + (ii) + (iii). With the design as finally 
chosen, the clock pulse that operates the trigger inputs to the stores is 
only delayed by gate 21. The Q terminal, which is the other input of the 
NAWD gate can delay its change of state by up to just short of a clock period.
Gate 2 I is { x 74H00 High Speed TTL HAND gate.
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8*5*5*% Summary.
The dx, dy control is set for dx by the inverted 'write dz' pulse 
and set for dy by the first 0 - 1  transition of the inverted clock. On 
this same edge, data is written in to the dx stores. The worst case delay 
from selector block output to the appropriate data input is 10nSec. This 
is also the value of delay of 21. The X,Y BIS changes state in a worst 
case time of 60nSec after the first 1 - 0 clock transition. The longest 
time for a dx increment to be stored is 50nSec from 0 - 1 transition on 
the trigger input*
8*5*6* dy counter
The remaining seven increments are formed into 'Sum' dy by means of 
an F/R counter.
8.5*6*1. Logic Design and Hardware Implementation.
The design is based on the 74193 4 bit F/R counter. It has separate 
UP and DOWN clock inputs which both operate on a 0 - 1 transition. The 
direction of count depends on which input receives the pulse while the other 
input is at 1 * Both inputs must not be pulsed simultaneously. There is a 
separate 'clear* input which returns all Q outputs to zero. Clock inputs 
are buffered and represent the standard TTL load. Guaranteed maximum count 
rate is 25MHz.
The necessary inputs to both UP and DOWN clock lines are Tq, Bq, 'CON' 
and clock. The basic details are shown in the diagram below, and the contents 
of the blocks 51» and 41 are to be determined.
A
B - o
^ON'-
elock
51
'UP' Input
clock
'DOWN'
input.
The truth table is easy to construct. If 'CON' = 1, the dy path is 
closed so that UP = DOM =1. This accounts for eight out of the sixteen 
combinations. Men clock is 0 (waveform (l), fig.8.W.) both must again 
be at 1 (see comment on writing in of dx data - section 8.5.5*1.)* This 
covers another four possibilities. The remaining four combinations are 
shown below:-
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A B ‘UP* o o
0 0 1
0 1 1
1 0  0
1 1  1
Prom the table,
■•UP*
‘3)0M* = ‘CON’ •clock.A .Bo o
These functions must be implemented in one level of logic to minimise 
time delay so that 31 and 41 are both 4 input HAM) gates with the appropriate 
inputs. High Speed gates, type 74H20 are used. The counter must be cleared 
from any initial or random entries existing before ’Sum1 dy is accumulated.
The ‘write dz1 pulse from the main integrator is applied to the counter 
‘clear* input to carry out this task.
8.5*6.2.
The logical operation of this counter is not entirely suitable for the 
purpose. The philosophy of having every store updated on a pulse edge only, 
cannot, here, be applied. It was pointed out in section 8.5.5*1. that 
although the dx store can have its input data changing, providing the desired 
result is stored when the trigger input transits from 0 - 1, this is satisfactory. 
In the case of the counter, the "data” UP and BOM lines are also the clock 
or trigger inputs so that spurious levels cannot at any time be permitted.
Changes of level and false values due to the delays discussed in section 
8.5*4*3* must therefore have settled by the time that waveform (2) has 
fallen to the 0 level, where the UP and BOM count inputs are active. This 
imposes maintainance of clock waveform shape together with a minimum bound 
to the period at which the clock is at the 0 level.
However, the 74193 was the only F/R counter in MSI form available at 
the time, and the wanted unit, tailor-made from gates and bistables, would 
have had a much poorer speed performance, thus nullifying the advantage of 
building it*
8.5*6.3* Summgary
The worst case propagation delay from selector block output to updated 
counter output is 67nSec. The package count is three.
■BOM'
1 - - - Transient condition on A , B •o’ o
0 ---- Count UP ~
on 0 r 1 transition following
1 - - - Count BOM
1 Zero increment.
‘CON’ .clock.A .B o o
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8*6* Overall performance (Theoretical)
As discussed in section 8.5*6.2, there is a lower limit on the period 
during which the clock is zero. It is composed of the sum of the following 
delays
From section 8.5*4*1 * the clock waveform is to he square and the 
minimum period is 2 x 80 = 160nSec. This gives a maximum frequency of 
6.25MHz. There are eight periods for the interconnect phase giving a total 
time of 1.28uSec.
The theoretical supply line current is 1.0A (See chapter 6, section 6*8.1.). 
8.7# Practical Performance
Six interconnect units were built and tested. Two were attached to 
two integrators for combined tests.
8.7*1* Tests on the Interconnect Units Alone
The average dc comsumption of the units was 0.7A per unit.
In order to test the complete function of each unit, logic state 
indicators were placed on the outputs of the dx stores and ‘Sum* dy counter. 
Positive and negative values of increment were applied to each of the 16 
input pairs in turn, and the shift registers programmed to switch the chosen 
input through for the whole of the eight clock pulses. If everything is 
correct, the dx store takes on the sign and magnitude of the applied increment 
and, according to its sign, the ’Sum* dy counter indicates a total of plus 
or minus decimal 7*
Increments were applied to inputs that required complete changes of 
code on the four control lines, eg, input No.1 (control line code 0000) and 
input Ho. 16 (control line code 1111)• The shift registers were loaded so 
as to alternate between these inputs for all the eight clock pulses. This 
is the most stringent test of the high speed tests applicable, for all four 
shift register outputs have to change in value and it follows that the 
register with the greatest propagation time will have the major influence.
The same input increments were connected to a number of neighbouring inputs 
to detect any resulting changes in speed performance.
(i). 0 - 1  transition on shift line to shift register output
(ii).Control lines to selector block outputs --------- ---
(iii). A , B invertor gates  ---------------------- --- -o o
• 40nSec. 
■ 30nSec« 
-10nSec. 
-80nSec.A total of:
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Alternate positive and negative increments were attached to eight 
different inputs and the special clock generator run slowly to observe 
adding 1 then subtracting 1 • The sign of the increment remaining in the 
counter depended on the sign of the first of the seven scanned. This test' 
was repeated at high clock speeds to confirm successful operation.
8.7*1.1 •
ALL units performed correctly without any modification. Pour of the 
units were satisfactory at clock rates in excess of 12.0MHz. The other tiro 
malfunctioned at 11.8MHz and 11.6MHz. These figures are obtained from the 
most stringent test referred to in the previous section. There was a small 
improvement in speed as measured from the simpler tests.
8.7.2. Tests on the combined interconnect units.
Two combined units were constructed. The control unit was so arranged 
as to feed both integrators and interconnect units from a common clock source. 
Six input pairs (out of the possible sixteen) on both interconnect units were 
assigned as follows
Input pair (l). "Dummy”, or zero increment input.
tt " ( 2 ) . Integrator Ho. 1 output.
tt " ( 3 ) . Integrator No. 1, reversed output
tt " ( 4 ) . Integrator No. 2 output.
n " ( 5 ) . Integrator No. 2, reversed output
tt " ( 6 ) . dx increment.
Input pairs (6) were connected individually to switchable sources of positive 
and negative increments.
The interconnect units were programmed so that the parent integrators 
could perform most of the single integrator functions. In each test, the 
clock rate was increased from a low value until there was a failure. The 
two integrators, each computing the identical function, were started and 
stopped together and the contents of the Y and R registers of each were 
examined for any differing values.
Several dual integrator arrangements were also programmed including 
the Sine/Cosine loop and y = kx^. Other arrangements which required the 
dx input of one integrator to be driven from the dz output of another, 
were tried.
8.7.2.1.
One of the first computations of exp x led to a failure at a clock rate 
of 6.5MHz. The other integrator was then programmed identically and it also
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failed to compute correctly above 6.0MHz. Since both integrators and 
interconnect units had been individually found satisfactory at much higher 
clock rates, this failure was linked either with the marrying of the 
interconnect, to the integrator, or the control unit supplying both. The 
trouble was traced to severe cross talk between the wires carrying the 
respective clock waveforms. Both were rewired using 50 ohm coaxial cable, 
both screens being earthed at the control unit end and one of the screens 
acting as an earth return for both functions at the integrator end. The 
other screen was not connected.
After this modification there was no computation failure on any single, 
or dual integrator hook up, up to the maximum clock rate produced by the 
pulse generator of 12MHz. A rectangular waveform was obtained from the 
same pulse generator of frequency 16MHz by using the double pulse facility. 
There was no integrator or interconnect operation at this value, but the 
waveform from the control unit was very poor in shape and amplitude.
8.7.5* Discussion of Test Results.
The two interconnect units that failed below 12MHz were subjected to 
more searching tests to find the cause.
The fault is undoubtably due to a false transient value of increment 
appearing at the counter’s UP, DOWN inputs and updating the counter's 
contents incorrectly. This phenomenon is discussed in section 8.5.6.2.
The clock waveform (as supplied from the control unit) was capable of a 
limited variation in mark/space ration. When failure was reached at a 
particular frequency, the waveform shape was altered giving a longer period 
of 'space'♦ It was found that when the test was repeated, both interconnect 
units worked satisfactorily up to the 12MHz 3.imit. The opposite wavefoim 
adjustment was made when testing the remaining four interconnects. These 
were alright at 12MHz with a 1 : 1 mark/space ratio, but when this ratio 
changed to 1 : 0.75 > failure immediately followed. The frequency had to be
reduced to 9.5MHz before correct operation was resumed.
It is thought that this is sufficient evidence for the cause of the
fault, and no further investigations were made.
8.8. Conclusions.
The performance of the interconnect units, as built, is regarded 
as satisfactory; their theoretical perfoimance (based on worst case values), 
less so. The sum of the interconnect time and the integration time equals
page 106
the iteration period and the theoretical worst case interconnect 
time is 1280nSec for an eight input capability. This figure means 
that the iteration time must 2 x 1280 which is 2.56uSec, for it is 
very expensive to generate two clock wavefoims each with a different 
PEP, one suitable for the integrator, the other for the interconnect.
The overall iteration speed is now 400 x 10 iterations per 
second, a reduction to nearly a quarter of the rate of the integrators 
alone.
The major improvement that can be made is the use of an F/R 
counter that has UP and DOM data inputs and a trigger input. Given 
such a device, the interconnection period would reduce to 640nSec 
and the iteration rate would double.
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CHAPTER 9.
CONCLUSIONS.
Introduction*
The emphasis has been placed on producing designs which comply with 
the desirable engineering specifications of reliability, economy, and 
ease of production* The designs which have been achieved, only need the 
work necessary for the production of printed circuits and external metal 
work*
Clarification of early ideas has resulted from the work, in addition 
to generating plans for future development* A very useful theoretical and 
practical evaluation of most of the current digital microcircuit families 
has also been accomplished.
9*1 • Class Delay Line PDA.
The glass delay line used as a storage medium for D M  purposes is 
discussed in chapter 4r ami. in section 4#4*5* it is argued that the best 
use of the line is found in a Sequential structure.
At first sight, the low buying-in cost of the delay line is attractive. 
At the optimum working frequency the storage capacity is 280 bits at a 
cost of 0.75p per bit*
This situation alters when incorporating the line into the computer.
It is almost certain that the remaining hardware will consist of one of 
the families of digital microcircuits, and if this is the case, an interface 
with the line is mandatory* At the time of writing there is no suitable 
interface circuit in monolithic form, so that either discrete components or 
thick-film amplifiers must be used. In order to obtain the necessary 
bandwidth and voltage swing (slew rate), the H.T voltage supply has to be 
greater than that used for the logic, assuming the usual value of 5 to 6 
volts. Thus there is the additional cost of the power supply and the 
interface circuitry, and other expenses relating to the procurement of three 
or four different types of semiconductors and components.
The technical contraints imposed by the line have already been mentioned 
in section 4*3* It is clear that whatever arrangement is tried, an iteration 
period less than 64uSecs can never be achieved. Also additional storage 
has to be provided for the dz increments, since feeding these into the line 
would need an extra 128 bits of storage if programming restrictions are 
not to be excessive. The delay line is also bulky and would account for 
probably volume occupied by the DDA.
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Consideration of the economic and technical factors of the glass 
delay line lead to the conclusion that they do not make suitable memory 
elements for DBAs.
9.2. "Uniwic" and "Padawic"
The "Uniwic" integrator represents a development stage leading to the 
parallel structure and high speed performance of "Padawic".
9.2.1. "Uniwic"
The "Uniwic'* is a fairly fast machine (55,000 iterations per second, 
theoretical maximum) and has a component price of £16 per integrator. It 
could be found useful in function generators, producing waveforms which 
have cycle times in the region of tens of seconds or several minutes. With 
the appropriate convertors, a single machine could replace an analog 
integrator as used in signal acquisition equipment, with advantage to the 
drift performance, accuracy and price. Also it is very easy to modify the 
algorithm with only a small reduction in iteration speed.
9.2.1 .1.
The conventional use of this integrator as one of a large number of
similar elements maiding up a DDA, must carefully be considered despite the
obvious advantage of low price and simplicity of operation.
As discussed in chapter 5, a collection of these integrators gives
rise to severe pulse distribution problems, and in consequence the cost
of the distribution can be high. An estimate gives a figure of £16 for 
every three integrators connected. As interconnection costs are nearly 
the same, whatever simultaneous element is used, the situation arises where 
the cost of a single machine and the associated distribution is only slightly 
less than a more expensive integrator whose distribution costs are smaller. 
Such a case arises with "Padawic", where the basic integrator price is 
nearly double, but with zero distribution costs. The speed performance 
is twenty times as good.
It can be concluded, therefore, that separate integrators for use in 
simultaneous mode DBAs should not be built from designs which include 
serial techniques for the organisational or arithmetic functions, where a 
large number are required. As already indicated, "Uniwic" is economically 
and technically suitable for uses wThere the need is for only a very few 
machines.
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9.2.2. 11 Padawic"
"Padawic" is a fully parallel integrator with a timed-shared adder 
and 16 hit capacity registers. It has a theoretical maximum of about 
1.5 million iterations per second. Pulse distribution is very simple 
and consists of transmitting a common clock waveform to a single input 
on each machine. All integrators are set into an identical state at the 
start, so that synchronism between all units is maintained for the 
duration of the computation.
With a component cost of £28, and the performance as described, the 
machine is obviously suitable for all the functions mentioned in the 
previous section. However, this integrator was designed with it being 
an element of a DDA consisting of a large number of such elements, for it 
is on this basis that comparisons can be made with the nearest 'rival' 
computing structure, the Analog computer.
The Padawic performance parameters can be put in a form suitable for 
comparison with analog integrators, viz:-
(a). The best resolution is 0.00j f °
M .  The highest rate of change of input variable acceptable 
corresponds to a frequency of 7.5HZ.
(a) and (b) above are based on theoretical maximums. Typical performance 
figures are better, and with the same resolution, valuables whose maximum 
rate of change does not exceed 20 Hz are acceptable. It is possible, with 
the variable increment facility, to trade-off resolution with rate of change. 
For example, with a X word length of nine bits, the resolution is reduced 
to 0.2$, but the rate of change now rises to 480 Hz, typically to 1.2KHz.
It will be seen that the variable increment adjustment is analogous to 
changing the time constant and hence integrator 'gain' of analog integrators. 
These performance figures stand comparision with those quoted in Chapter 1, 
section 1.1.3.5* and the costs will.be less, principally because of the 
chopper stabilization hardware required to minimise drift in the associate 
analog amplifier.
9.2.2.1.
The patch panel as a means of interconnecting digital integrators 
is fully discussed in chapter 8. The outcome of the discussion is to reject 
them for this use, but if a complete comparison is to be made between a
page 110
collection of digital integrators and the usual form of analog computer, 
their use must he considered. One machine produced commercially, is the 
digital form of the analog computer and uses a patch panel for interconnection. 
Its operation seems satisfactory despite the presence of clock pulses, whose 
FRF is 8MHz, being distributed via the patch panel.
It seems likely that the patch panel found on the majority of analog 
computers would be suitable for use with Padawic elements, provided path 
lengths were kept short, and layout was such that each integrator was 
physically small as possible.
9.2.2.2.
It is now possible to compare a free standing computer with Padawic 
integrators with a conventional analog computer. The digital integrator 
has built into it, a summing amplifier and - 1 amplifier. Potentiometers 
(appendix 3 ) are available and integrators can be patched to form 
multiplier units (Chapter 2, section 2.6.2.1.fig 2.11) and Ref. B • 
gives an example of arbitary function generation by interconnection of 
integrators. Thus, all the usual analog computer functions are available 
in the digital version.
The computer with the digital integrators and potentiometers etc, will 
be slightly cheaper than the analog computer (each having approximately the 
same number of computing elements). The favourable price difference between 
digital and analog integrator mentioned in section 9*2.2, is offset by the 
more expensive digital form of the potentiometer and its setting arrangements.
The performance of the digital computer will be better than the analog 
in terms of the absence of drift, and the resolution to which initial 
conditions can be set in. For a given resolution, the solution rate of the 
digital machine will be slightly better.
The . conclusion can be made that the use of Padawic integrators and 
potentiometers in a simple analog computing structure is to be preferred to 
an all analog solution. Perhaps the most compelling argument is that there 
are considerable improvements that can be made in the price and performance 
of digital integrators (see section 9*7), whereas the analog elements have 
reached the peak of development and any further improvements can only be 
brought about by major advances on semiconductor and/or materials technology.
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9.3* Electrically interconnected PDA
As discussed in chapter 8, to exploit the full potentialities of the 
digital integrator, it is necessary to provide some sort of programmable 
interconnection arrangement. This is not only necessary to replace the 
patch panel but to enable a DDA to be a peripheral component of, or a 
partner to, a general purpose digital computer.
The outcome of the work described in chapter 8 is one form of 
implementation which is thought to be an effective compromise between 
performance and price. It is oriented towards the Padawic integrator, 
but is suitable for use with Uniwic where the interconnection unit would 
replace the scanning inputs and forward/reverse counter. In general, 
separate digital integrators that transmit ternary dz data can be 
interconnected by the unit directly, or simple modifications of it.
It is pointed out in section 8.8 that the iteration rate of the
integrators combined with the interconnectors is a quarter of the rate of
the integrators alone. With a change to a different type of counter (which
is now available), the combined iteration rate could be improved to 800,000
iterations per second. This represents the best performance available,
and there is little point in improving the integrator speed since reducing
the integration time to zero would only increase the iteration rate to 
3about 1600 x 10: iterations per second, this being the interconnect time.
The conclusion may be dram that the Padawic integrator, together 
with the interconnection system has a best speed figure around 800,000 
iterations per second and that this is the best that can be had with the 
standard TTL technology, (but see section 9*7.1.1*).
The type of DBA created with the programmable interconnection matches 
the computing function of the Hybrid computer. This type of computer is 
used in controlling industrial processes, where the combination of real 
time computing of the analog section and the logical processing of the 
digital section, is best exploited. The DDA offers additional advantages 
of digital accuracy in the ‘analog’ section and the removal of the 
analogue-digital conversion hardware with its associated problems.
The interconnected PDA can replace the conventional analog computer and 
is superior to the patch panel version of section 9.2.2.1. An extra unit 
is needed, which houses the clock generator and distributor for the 
integrators and interconnectors, and a number of register elements. Bata 
is written into the registers by means of push buttons and is transferred
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to the interconnect stores by means of an auxilliary clock. The push 
buttons are arranged so that each one writes in one bit of a binary word. 
The complete word is parallel loaded into one of a number of output 
registers, each associated with a single integrator and- interconnect unit.
A control unit, operating as described above, was built as an aid to 
testing the group of two integrators and connectors. In use,-it-was quite 
easy to program the integrators, etc so as to carry out specific functions 
and much quicker than patching a patch panel, with the added advantage of 
inserting initial conditions by the same method.
9.3*1*
There is a limit to the number of integrators that can be electrically 
connected, due to the problem of distributing high frequency clock pulses 
throughout a large number of units (for the interconnect units). This is 
not so severe a problem as arises with Uniwic, but in a large DDA will 
become quite costly and need careful engineering design to avoid ‘skew1 
and ensure simultaneous working of all units. An interconnect unit capable 
of linking 255 integrators is described in Ref P .
9.4* Accuracy
Accuracy, as distinct from resolution, is basically a function of 
algorithm, dz word length and the nature of the function undergoing 
processing. As discussed in sections 5*2.2.5. and 5*2.2.3.1, chapter 3 ,  
the reasons for the choice of information transfer and algorithm are based 
on considerations of high working speed and price economy.
During the testing of integrators the effect of the use of the simple 
Euler algorithm on the computing of some simple functions was observed. In 
the case of the Sine/Cosine loop there is an increase from the initial 
amplitude of the sine wave by approximately 2 least significant bits per 
cycle. Thus, if either Y register were set to its maximum value, overload 
would occur within the first cycle. The phenomenon is easily explained 
(see Ref, B . ), and only occurs with integrators working in the
simultaneous mode.
Errors, due to the coarseness of the algorithm, exist in the 
computation of other solutions, but are not so easy to detect. Some of 
the errors can be found analytically by comparing the true function with 
that generated by the digital integrators. Assigning causes of the error 
to round-off, truncation, etc is a lengthy process, but is important if
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a DDA is to be optimised for accuracy and cost and operational speed are 
not factors of overiding importance.
With the operational experience that has been gained, it is now 
considered that all constructed integrators could be converted to use the 
more accurate trapezoidal algorithm (Chapter 2, section 2.1.b). In terms 
of the processing required per iteration, a factor -g-* ‘Sum* dy^.dx has to 
be added to the R register. This is a fairly straightforward operation on 
both integrators and the modifications would cause only a 10^ reduction 
in operating speed and about the same factor in increased cost. It is 
felt that the improvement in accuracy would make the DDA more acceptable 
for application in areas where currently the analog computer predominates.
9.5* Integrated Circuits
Apart from some discrete circuitry in part of the first Uniwic, the 
project hardware has been constructed in DTL and TTL. DTL was used while 
it was cheaper to do so and while there was a greater variety of logic 
functions to choose from. The situation rapidly changed, TTL became 
cheaper and MSI, which is TTL based brought complex functions into a 
single package.
Very little trouble was experienced with the use of TTL, and in fact 
logic systems that were quickly put together to try ideas, worked extremely 
well at high speeds and showed tolerance to a lack of the usual '’housekeeping" 
facilities such as decoupling capacitors, short lead lengths, etc. One 
benefit of the ‘Totem Pole* output stage, not previously realised, is that 
its low output impedance in the 1, 0, and transition states, frees the 
designer from having to consider which edge to use, to drive edge triggered 
devices. For example, a four bit shift register made from -biro packets of 
dual edge-triggered flip/flops malfunctioned when the common clock line was 
driven from the output of a DTL gate. The reason is that shifting occurs 
on the 0 - 1  edge which is created by the switch-off of the output transistor 
in the gate. The input capacity of the flip/flops combined with the 
resistance of the driving transistor’s collector load, produced a large 
enough time constant bo cause a ’race' condition of the shift register. 
Replacing the DTL gate with a TTL one, cured the trouble.
As has been indicated in the various sections of the thesis, the 
appearance of an MSI function has made it possible to implement a new 
system design idea, which if constructed in ordinary SSI gates would be
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unrealistic in terms of price, layout, and operating speed.
There can be no doubt of the advantage of using MSI. The project 
work has verified the remarks of section 5.2.3., Chapter 5, including 
those on reliability, in so far as this was able to be examined. To 
the writer's knowledge, no microcircuit ever failed, either parametrically, 
or catastropically, once it had been proved to be working correctly in 
the beginning. Another major advantage is the reduction of 'wiring up'.
The simple function equivalent of the 7483 package, for example, requires 
twelve HMD gate packets which involves 12 decoupling capacitors, and the. 
wiling associated with 168 terminals. This is contrasted with one 
decoupling capacitor and the wiring of 16 terminals.
A disadvantage of some of the first MSI to be produced was the high 
current consumption which in turn resulted in a higher power dissapation 
and, consequently, an undesirably high chip operating temperature. This 
has been corrected on second generation devices by redesign of some of 
the internal coupling gates.
9.6. Layout Arrangements.
Nearly all integrators, interconnection units etc, were laid out on 
SRBP boards, 4f"x 4", which are punched with a matrix of holes 1/10" apart. 
Solder pins were used for teiminations.
Provided that thin sleeved wire (7/0048) was used for the longer runs 
and 24SWG- tinned copper for short lengths, little trouble was experienced 
with either wiring up or subsequent operation of the boards.
If the correct size of wire is used and care is taken over the 
positioning of the packages on the board, this layout method provides a 
reliable and fairly quick means of building hardware in prototype quantities. 
For production runs, the printed circuit board is best from a technical 
and economic point of view. The writer would not use printed circuit edge 
connectors, but prefers the soldered plug which mates with a socket on the 
'mother' board.
There is no need with the standard 74 series TTL and MSI to go to the 
more elaborate double sided boards with a ground plane. At least one 
decoupling capacitor per board should be provided and ideally, one capacitor 
per microcircuit package.
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9*7* Future Possibilities.
Many modifications are now possible because of the introduction of a 
greatly expanded range of MSI functions which, in most cases offer much 
lower propagation delays.
The availability of this new logic affects both engineering and system 
design, and it is chiefly these two factors that dominate the discussion of 
each section below,
9,7*1, Padawic
If no functional design changes are made from those described in chapter 
7, the package count can be reduced from 67 to 28. At the same time the 
maximum theoretical iteration rate increases from 1.5 to 2.0 million 
iterations per second. The iteration rate improves mainly because of the 
introduction of 'Carry look-ahead' circuitry into the 7485 packet. The 8 bit 
shift registers with parallel load and parallel read capability are available 
in one packet and these principally account for the reduction in package count.
The package count and performance mentioned in the previous paragraph 
refers to the use of the standard range of 74 series TTL. Having arrived 
at a block diagram, it is now possible to optimise its performance towards:-
(a) High Speed 
or G O  Low power Dissapation
or (c) Low speed/power dissapation product
or (d) Price,
not by any further design work, but merely by ordering components with the
wanted type'.number. Thus within the TTL range there is now available the 
following sub-families:-
74H typical propagation delay is 6nS, gate dissapation, 22 mW.
74S " " " " 3nS " " 20 m¥.
74L " " " " 33nS " " 1 mW
7418 " " " " 10nS " 1 2mW
The cheapest is still the standard series where the typical propagation delay 
is 10nS and the gate dissapation is 10mw.
A padawic design, using 748 in place of the standard devices would have 
a best theoretical iteration rate of about 5 million iterations per second.
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9*7.1.1.
A speed improvement that comes from a change of system design was 
suggested by the work carried out on the interconnection unit (Chapter 8).
It will be recalled that 'Sum* dy is accumulated on an F/R counter and then 
added to Y. If the variable increment is dispensed with, the Y register can 
now consist of four packets of the counters, since the contents of the Y 
register is the algebraic sum of all previous 'Sum' dy elements plus any 
initial condition.
The time saved is substantial since there is only one addition now 
required (Y, to R) and also propagation delays through the variable increment
and input networks are absent. The combined iteration time (theoretical,
6 6 worst case) is now 1.2. x 10 iterations per second (3*5 x 10 if 748 is used
throughout). There is also a lower package count due to the removal of the
variable increment and control gate logic.
9*7*2.
The most significant microcircuits recently introduced into the MSI 
range are the semiconductor memory elements. Essentially they are random 
access word organised stores, current devices having word lengths of up to 
four bits. Worst case access times are of the order of 100nSec and on some 
of the larger stores there is on-chip decoding for the address so that there 
are n address lines for 2n words.
The discussion of section 5*1, chapter 5 comes to the conclusion that 
the sequential form of DDA is not suitable for construction, because of the 
poor cost/performance ratio with the use of microcircuits then obtainable.
This conclusion is no longer valid, especially as the cost of the new storage 
devices is compatible with the other MSI logic functions. Another argument 
against the sequential machine has been its poor speed performance, compared 
with its simultaneous counterpart. This argument is disposed of once a 
technology is available that brings the speed of the sequential integrator 
up to an acceptable level. When this point is reached, the other advantages 
and disadvantages must be reassesed.
One advantage is the sequential system's independance from interconnection 
hardware. In section 9*3.1. it is stated that there is a limit to the number 
of integrators that can be interconnected for technical reasons. It is 
probable that for economic reasons the maximum number would be somewhat lower.
It •was decided to carry out a simple design study, making full use of 
the latest MSI. The results of this work is shown in the following 
specification:-
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Sequential Integrator Capacity 16 integrators
200,000 iterations per second* 
Trapezoidal (chapter 2, section 2*1 *b), 
O.^uSec.
Ternary*
£14.
iteration rate 
Algorithm 
Integration Period 
dz transfer 
Component Cost per Integrator
The arithmetic unit works in parallel* This study was carried out
assuming the use of standard TTL, and when all the MSI is available in the
74S family, the speed trill improve to about 500,000 iterations per second
with a corresponding reduction in integration period. With the same design,
6an iteration rate of 10 per second will be reached in the near future*
Larger machines are made up from a number of the blocks' of sixteen 
integrators, the electrical interconnection between them implemented in an 
almost identical way as between Padawic integrators. Since blocks are involved, 
rather than individual integrators, the interconnection design described in 
chapter 8 could handle 16 block inpats, or a total integrator capacity of 
256. All blocks would operate concurrently, so that the iteration time of 
the machine is equal to that of any one block.
9*7.5*
Mention must be made of Large Scale Integration (LSI) techniques. LSI is 
almost exclusively fabricated with a MOST technology although some 
manufacturers have claimed success, using a bipolar approach. LSI offer’s very 
high component density on a very small area of substrate material. If 
initial masking, drawing and layout costs are set aside, the production costs 
mainly depend on the form of packaging and the number of leads to the outside 
world. Until recently, the op rating speed of MOST structures and an upper 
limit of about 1 MHz, unless complicated n-phase clock pulses were permissible. 
However, this is changing with the introduction of the silicon-gate and 
silicon nitride processes. It is probable that this mil lead to speed 
increases of ten times together with a reduction of the amplitude of voltage 
swings required so that I L, DTL and MOST can be easily interfaced.
Prom the DDA point of view, the problem is to define the sort of circuit 
that uses the MOST structure to the best advantage. The high component 
density available and the limited speed both point to the use of combinational 
or parallel techniques. Economically, a system is called for, that is largely 
autonomous and hence needs very little external connections, so minimising the 
number of lead-outs.
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A first step would be the encapsulation of Padawic and the associated 
interconnect logic. The unit as produced, would probably have an iteration 
rate of 200,000 iterations per second, and for price reasons, twenty would 
represent the maximum number that could be interconnected.
A more complex operation, but with a better overall performance would 
result if the system discussed in the previous section was considered. The 
block of sixteen integrators could be fabricated onto one chip and the 
block interconnect logic onto another so giving a two package group covering 
sixteen integrators. An iteration rate of 100,000 seems likely, which 
includes the interconnect time. Again, for price reasons, twenty blocks 
would be the upper limit for interconnection, but in this case, this 
represents 520 integrators.
9.8.
There is, quite clearly, a considerable future for this form of 
special purpose digital computer, and it is hoped that the work that has 
been carried out will have made some contribution to its further 
developement.
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APPENDIX 1 .
BIMRY CODED TERNARY ADDERS
Introduction
The need for combinational ’Sura' dy assemhlers has been discussed
V/
in chapter 5, sections 5.11.1. and 5.11.2.
The decision was made that a 3-pair input and a 7-pair input would
be built to investigate problems concerned with propagation delays and 
integrator inputs.
A1.1. Logic Design and Hardware Implementation.
The logic design of these adders is not easily accomplished by the use 
of standard minimisation techniques because of the large number of inputs 
(six, in the 3-pair input and 14 in the 7-pair input)#
Despite the fact that the network is combinational and that a truth
table can be dram up, the relationship between outputs and inputs is so
complex, that a solution using simple gates would probably be minimal, but 
the resulting cascading would lead to large propagation delays.
Simpler design examples of a single and a two-pair input were attempted 
using the Karnaugh map and Quine-McClusky methods, but from this work, 
there emerged no general pattern which could be used to predict output/input
logic design for a larger number of inputs.
A mol's empirical approach based on the function required of the 
network was finally adopted. An interesting feature of the final design is 
the major use made of a single type of MSI function, the full adder. The 
question arises as to whether there is a minimisation technique in existence 
that reduces networks to a minimal number of full adders which are then 
regarded as a ’basic* gate.
All the design procedures discussed below are concerned with the 
simplest 3-pair input unit,
A1.1.1.
The basic network is
d) a
a
b
Network
’N’
ZO
Inputs (1) etc, represent the 
two lines needed to define a 
dy increment.
inputs (2) ^ Z1 The outputs ZO, Z1, and 
Z2 must represent the binary sum 
of the three input increments.
If the sum is negative it must 
be in the two’s complement format. 
Thus the output is exactly
a
Z2
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similar to a three stage counter used in the sequential ’Sum* dy assembler*
Pig-. A1.1. states the problem. One way of breaking it down is to 
split the inputs into the separate positive and negative leads and sum 
the values of each. To obtain the final answer the sum of the negative 
leads would be subtracted from the sum of the positive leads. This is 
dram in block diagram form in fig. A1 .2.
Blocks A and B have inputs that are of equal binary weight which have 
to be summed. A microcircuit full adder has 3 inputs which are of equal 
weight and outputs (rSum! and * Carry*) which give the wanted information.
Thus blocks A and B can be directly replaced with full adders. Block C 
has the function of subtracting the output of B from A, and since A and B 
have been logically defined, so now is C, and it has to perform as a weighted 
bit subtractor.
It is well known, that the arithmetic function: a - b - c can be 
implemented with a full adder provided that the ’a* input is inverted. The
difference1 then appears on the inverted ’Sum’ output and the 'borrow out1
on the carry output terminal.
Pull adders may be cascaded to add multibit words. Subtraction is 
achieved by the appropriate inversions.
The full diagram of the 3-pair input is shown in fig.A1.3. The arrangement 
shown in this figure presents on ZO, Z1, and Z2, the sum of (a) - sum of (b). 
The choice of coding applied to the increments (chapter 5* section 5*5.2.) 
means that lines b are the positive input, and that lines a are the negative 
input lines of the dy increments.
For example, suppose that
Line (l) a = 1 or in another example = 0. Ex.I.ZO = 1, Z1 = 0,Z2 = 0.
= 0. Ex.2.Z0 = 1, Z1. = 1 ,Z2 = 1." (2) a = 1
" (3) a = 0
Line (l ) b = 0
(2) b = 0
(5) b = 1
it
= 1.
= 1. 
= 1. 
= 0.
Ex.1. Ex.2.
In Ex.1, there are two positive increments (Line (1) b, Line (1) a; Line 
(2) b, Line (2) b) and one negative (Line (3) a, Line (3) b). The total is 
one positive increment. In Ex.2 there are two negative and one positive 
increment giving a total of one negative increment.
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If the logic network of fig A1.3. is given the values as inputs and 
traced through, it will he found that the ZO, Z1, and Z2 outputs mil have 
the values shown. If all the inputs are open circuit (logic 1) then all 
the outputs are zero, indicating three zero dy increments.
For seven-pair inputs, block A (fig A1.2.) expands to that shorn in 
fig A1.4. F/A1 and F/A2 sum and’weight* the inputs* F/A3 sums and weights 
the ‘sum* hits of F/A1 and F/A2 and provides, a seventh input. F/A4 sums 
and weights the * carry* hits of F/A1 and P/A2. The outputs go to the 
multibit subtractor which is shorn in fig. A1.5.
This subtractor is merely an extension of the one shown in fig A1 .J
In fig A1.5. if S2A, S2B, and S1A, S1B are at logic 1 (or open circuit), 
SOA and SOB terminals can be used as a single dy increment input with SOA as 
the negative and SOB as the positive input line. All outputs take the right 
values to express a single dy increment in terms of a weighted four bit word. 
The same happens if a 3-pair input network (?/A1, F/A2 in fig A1.3.) is 
connected to the S1A, S1B, SOA and SOB input terminals and S2A, S2B are-at 
logic 1 • The 4 bit word mil now describe the range of values of dy increments 
from -3 to +3*
The network in fig. A1.5. will thus accept inputs from blocks A and B 
which themselves can have either 3-pair inputs (fig. A1.3), 5-pair inputs 
(not shown) or 7-pair inputs (fig. A1.4.). The network on its own provides 
a 1-pair input as described above.
As discussed in chapter 5, section 5*11.2., each integrator is provided 
with a single dy input part which is the hardware shorn in fig. A1.5* 3-pair, 
5-pair, and 7-pair input units are built separately.
A1 • 1.2. Summtfary
A seven pair input and several 3 pair input devices have been built 
and tested.
A1.1.2.1. Worst Case theoretical time delays.
(a), input to output (fig.AI .4)    —  125 nSec.
Three pair input unit  60 nSec.
(c). any input to foimation of 4 bit word (fig.AI .5)  -- 90 nSec.
Therefore total delay from an input on a 5— or 7-pair input unit to the four 
bit on the output terminals is 215 nSec. For a three input the corresponding 
figure is 150 n Sec.
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A1.1.2.2. Practical Tests.
The measured value made on the one constructed seven pair input unit 
was taken from one of the dy inputs to the input terminals of the integrator. 
The figure was 70 n Sec. The same measurement on the three pair units 
yielded an average figure of 35 n Sec. The average measured delay of the 
integrator input section was 65 nSec, making the total measured delays
5 or 7 pair input 135 nSec.
3 pair input 100 nSec.
A1.1.2.3.
Humber of packets used:-
seven pair input 4
Five pair input 3
Three pair input 1
Integrator input 2
A1.2.
The input units can he used with "UWIWIC" provided the integrator 
input takes the place of the seven packets comprising the strobed dy inputs. 
The counter outputs are disconnected from the write gates of the subsidiary 
shift register and are replaced by the SB, Z2, Z1, and ZO outputs. The 
counter must remain for its variable increment function. The iteration 
time of "IJNIWiC" is decreased by the factor 21/28 by the use of the 
parallel assemblers.
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APPENDIX 2.
Discrete Circuit Power Gate Design
Throughout chapter 6 are references to *Power Gates*. These are 
needed to drive logic loads requiring greater current drives than the 
normal DTL gate can provide. The normal ‘fan-out1 capability is eight, 
which represents a current sinking capacity of 14 mA and a current sourcing 
capacity of 200 uA.
The ‘line driving* or ‘buffer’ gates supplied in the DTL range are 
the FCH 221 and the FCH231 which have^two times, and two and a half times, 
respectively, the fan-out capability of the ordinary gate. Both were 
difficult to obtain at the time of the construction of the ’UNIWIC’ 
integrators and were considerably more expensive than the equivalent 
function made with discrete components. It was decided, therefore, to 
use discrete component gates where necessary.
A2.1. PG(1). PG(2).
See Chapter 6, section 6.3*1*4. and fig 6.6.
Consider PG(l) and PG(2) in fig A2.1. These gates drive the ’count1 
line and the counter consists of four FCJ 101 "JIC" bistables. From the 
data, each trigger input requires a peak value of 4 mA (worst case) so 
that 16 mA is required in all. Since these bistables change state on the 
1 - 0  transition of the clock, and the fastest switching on this edge will 
be obtained from an HPN transistor with a resistive load to the positive 
H.T, The circuit diagram of fig A2.1. represents two NAMD gates whose 
outputs are wired-ORed.
A2.1.1. Circuit Design.
The two diodes D1, D2 (D3, D4) are required when J1 (J2) is to be 
held off. Suppose the cathode of D6 is connected to the output of a driving 
gate whose worst case 0 level is 0.4 Volts. The forward voltage drop of 
D6 when added to 0.4V might be great enough to bring J1 into conduction, if 
there were only one diode in the D1, D2 position. The use of two series 
diodes prevents this from happening even in the most adverse conditions.
The maximum collector current of a transistor will be 16 mA added to 
that flowing through R5. This resistor should be as low as possible to 
minimise rise time on switch off (0 — 1).
H.
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It is assumed that there is a 20pF stray capacity (including input 
capacity of trigger inputs), and a 20nSec switch off time constant can be 
tolerated. Then from these considerations:-
R5 = 1 Kbhm.
Total collector current (assuming an H.T. voltage of 6 volts and that .all
transistors have zero saturation voltage) = 16 + j> = 22 mA.
1
J1 and J2 are identical and have a chord beta of 70 (min) at I = 10 mA.c
This beta value will hold at 22 mA. Therefore minimum base current required
= 22 = 0.51 mA.
70
Let L^ = 2 mA for fast switching in the 1 - 0 direction.
Consider J1 (J2 circuitry identical)
V ^  Td.ll be 0.8 V (worst case) so that current through R1 = • R1
should be as low as possible to clear stored charge at switch off.
Let R1 = 1 Kohm, and current through R1 = 0.8 mA. Total current through R2, 
D1, and D2 is 1^ + 0*8 = 2.8 mA.
The highest value of !Vf is 0.8 + 0.8 + 0.8 = 2.4 volts.
Volt drop across R2 = 6 - 2.4 = 5.6V. Therefore R2 = 5.6 = 1.28 Kohm and
2.8
a suitable value is 1.2 Kohm.
If D5 or D6 cathode is taken to logic 0 (lowest value: zero volts) then
current through D5 (D6) is:
6 — 0.6 (lowest value of Vp of D5 (D6) = 5.4 =4.5 mA.
1 .2 1 1.2
A sinking capability of 4*5 mA is well within gates driving P0(t) and 
PG(2). The transistor chosen for J1 and J2 positions is the ZTX 505 made 
by Ferranti.
A2.1.2.
The circuit was built and performed satisfactorily.
The switching speeds between the 10% and 90$ points was:-
0 - 1  transition-----90 n Sec.
1 - 0 transition 50 n Sec.
These figures were obtained by driving the circuit input (cathode D6) from 
a source of pulses whose rise and fall times were equal at 5 nSec. The 
source impedance was 50 ohms.
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A2.2.
A similar approach was taken to the design of power gates (a) and (b) 
in fig 6.8. The main differences are:-
(1). The use of PUP transistors, which gives a fast rise time on 
the 0 — 1 transistion.
(2). The use of two cascaded transistors per gate because of the 
higher drive currents required.
The transistor chosen is ZTX 510 made by Ferranti. The circuit 
performance was:-
Rise time, 0 - 1  transition (10$ - 90$) 15 nSec.
Rise time, 0 - 0  transition (10$ - 90$) 40 nSec.
The improvement in switching times arises from the higher f^ of the chosen 
transistor.
A2.5* Summltary.
The power gates made from discrete components were successful in that 
they satisfied the requirements and were much less expensive than an all 
integrated circuit configuration.
The situation has completely changed at the time of writing. There are 
now many ’buffer' gates in TTL form that have more than enough drive capability, 
and are the same price as ordinary TTL HAND gates.
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APPENDIX 5.
DIGITAL POTENTIOMETERS
Introduction
Digital potentiometers are needed in a DDA for the same reason as 
potentiometers are in an Analog computer: adjusting the output of an 
integrator or summing amplifier by a multiplying factor to facilitate 
scaling and programming. Section 1.1.2, chapter 1 demonstrates the use of 
the potentiometer in the solution of a differential equation in an 
analog environment. An example, illustrating the digital potentiometer is 
given in section 2.6.2, chapter 2.
All the examples of digital potentiometers given so far are created 
from a digital integrator, programmed in a specific way. As is pointed 
out in section 2.6.4.1, chapter 2, it is uneconomic to use integrators 
in this mode and a more satisfactory solution is to design a separate 
unit.
A3*1« System Design.
(The discussion below assumes that dz transmission is carried out 
by means of ternary transfer - section 5.5.1. (ii), Chapter 5.)
The problem is to produce A.Z as an output, where A can be positive 
or negative. Z is the sum of all previous dz increments and has an 
absolute maximum value when every iteration produces either a succession 
of positive or negative dz increments. It follows that A cannot be 
greater than 1 since this would mean that more than one output increment 
would have to be generated in one iteration. Thus (A| lies between 0 and 
1 and should be represented by as many digits as possible to keep 
round-off errors to a minimum.
The programming of a digital integrator to act as a potentiometer, 
suggests the use of a Y/R type of structure to be the basis of the unit. 
Examination of the example of section 2.6.1.1. shows that 'Sum' dy is 
always zero and the Yp register holds the constant A. There is, therefore, 
no variable increment network required and no 'Sum1 dy assembler. Because 
the contents of the Yp register does not have to be changed from iteration 
to iteration, there is no need for a 'write Y' line. Provision must 
be made for the initial entering of the constant.
A5.1.1. Algorithm
The dx terminals are the only computing input to the potentiometer.
Jr
This input is supplied from the dz output of a single integrator and the
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effect of the sign of the incoming pulses must be taken into account 
in the algorithm of the potentiometer.
Normally, the algorithm would consist of either adding or subtracting
(according to the sign of the incoming dx ) the contents'of Yp to those of
P
Rp and accumulating the sum in Rp. However, there is a saving in hardware 
and operating time when just + Yp is added to Rp, since the gates selecting 
the +Yp or - Yp digits and associated control logic, are dispensed with.
The algorithm must now be adjusted to give the desired result and the steps
that were finally evolved are as follows:
1) Add Ypi to Rpi to obtain dz^ + Ri* if dx^ =1 (-1)
2) Reset Rp to initial condition and then add Ypi when
dx changes sign.
5) Subtract dz and store, dz = 0  when dx =0.
P P P
Step 2 always applies however many zero dx^ inputs occur between the two 
of opposite sign. Rp is initially set to half its maximum value for the 
reasons given in the discussion of section 5.2*5.3., chapter 5*
The sign of dz depends on:- 
P
(a) The sign of dx
(b) The sign of the constant stored in Yp
(c) The change of sign of dx^
The sign of dx^ (the integrators dz^ output) is determined by the sign of 
dx^ and Y£. Thus the sign of dz^ is completely determined by dx^ , Y f and Yp.
A non-zero dz will only exist if:~
P J
(i) The most significant bit of R is a logic 1 
and (ii) The most significant bit of Rp is a logic 1 
if condition (i) is not met, dx^ must equal 0 from the main integrator 
algorithm.
A5.1.2.
From the previous section, it is seen that the existence and sign of
a nonr-zero dz is controlled as much by the main integrator as by the 
P
potentiometer algorithm. This leads to the possibility of completing 
the two algorithms within the one iteration period, thus removing one of 
the other major disadvantages of the integrator programmed as a potentiometer - 
the one iteration delay.
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A3.1.2.1.
The sign of dz . is determined by dx., Y*, and Yp, and the sign and pi 1 1
magnitude of these are established just after the formation of Y£*. If the
potentiometer is designed so that the presence of a non-zero dx.^ is
assumed every iteration, the addition of Yp to Rpi can take place
concurrently with the addition of 'Sum1 dy to Y^. Rpi* is now present and
the assumed dz . can be encoded concurrently with the addition of Y f to R..pi 1 1
After this addition, the presence of a 1 at the most significant 'sum'
output of the integrator adder indicates that a non-zero dz is present.
When this has been encoded, it is written in to the dz output stores. The
same pulse is used to write dz^ into the potentiometer output stores. If
the 'sum' output is zero, then there will be a zero dz and therefore a
zero dz . Again, the same pulse is used to write the zero increment into 
P
both sets of stores. In this way, the only extra time taken for the
inclusion of the potentiometer hardware is the propagation delay of the
gates between the most significant 'sum' output of the integrator adder,
and the inputs of the dz stores. Even some of this time can be discounted
P
against the propagation delay of the main integrator encode network.
In the case where there is a change of sign of the incoming dx , the
Rp register is cleared to its initial condition of -g-.Rpmax by the 'write dz^ '
pulse (it cannot be done sooner in the iteration, since the formation of
dz^ does not occur until after the Y| + R^ addition). According to step 2
of the potentiometer algorithm, Yp must be added to Y.Rpmax. It is clear
that if the constant stored in Yp is greater than -g\Itpmax, the addition
must yield a non-zero dz^ . Therefore the penultimate most significant bit
of Yp is examined the instant that a change of sign has taken place (just
after the addition of Yt to R.). If it is a 1, it is encoded and written1 1  7
in to the dz stores by the 'write dz.' pulse, if a 0, a dz of zero is p J i - . p
stored. This action ensures that there is no delay in producing a dz^ when
operating under step 2 conditions. The value of Rpi* remains to be formed
and written in to the Rp registers.
No writing in can occur until after the 'write dz^ ' pulse, hence the 
Rpi* value can only be inserted after the ith iteration is over. Use is 
made of the time between the integration periods when the interconnect is 
in operation. There is sufficient time that elapses between the 'write dz^ ' 
pulse and the first of the eight interconnect pulses for the sum of Rpi 
and Yp to appear at the potentiometers adders' output terminals. Hence Rpi* 
is written in by the first interconnect pulse. Since tliis writing operation
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must occur every iteration (whether step 2 applies or not), it is 
simpler and reduces the amount of hardware, if the first interconnect 
pulse is always used to update the Rp register,
There are two sets of dz stores on every potentiometer, which makes
programming easier by providing dz and its complement*
P
A3.1.3*
The Tp register has an arbitary length of twelve bits* The ' always 
add1 characteristic of the algorithm means that the number held in the 
Yp register must have an identical form to that of its negative* The only 
way that the two can be distinguished is the use of a sign bit which does 
not undergo any processing. For example, a four bit Yp register would 
store +3 as: 0.011, and -3 as: 1.011. This is known as Sign and Modulus 
representation* In the potentiometer, the most significant bit of the 
twelve bits is used to denote the sign and the remaining eleven, the 
modulus. This means that the resolution of any number or constant stored 
in the register is slightly better than 1 part in 2000.
As with all integrators, the R and Y registers are the same length, 
so that the Rp register has a length of 12 bits.
A3*1.4. Hardware Implementation.
The Yp register consists of two packets of six RS bistables. Each 
packet has a common active-low 'clear* terminal and the 'set' input of 
each bistable is brought out to its own pin. Thus the registers may be 
parallel loaded by clearing first and then placing the appropriate 'set* 
terminals to logic 0.
The Rp register is made up from 6 packets of !D' type bistables, the 
commoned trigger inputs providing the 'write' function and the commoned 
'clear' inputs operated prior to computation and during the step 2 phase 
of the algorithm.
Three packets of 7483 four-bit adders (described in section 7*3*1> 
chapter 7) are used, each 'Q* output of the Yp register being connected 
to the individual 'a' inputs of the adder, according to its weight. The
corresponding weighted 'b* inputs are connected to the 'Q* outputs of the
>
Rp register whose *D* inputs are connected to the adders 'sum' outputs.
A store, implemented from one packet of 7474 retains the most recent 
non-zero dz value. The value is entered on the 0 - 1  edge of the 'write dz^'
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pulse. The output from this store is continuously compared -with the
encoded dz^ which appears at the 'D' input terminals of the main
integrator dz stores. As soon as there is a difference in sign between
the stored and input dzs, an output enables some gates which pennits
the 1write dz^f pulse to set Rp to its initial condition and write in
the value of dz •
P
Other gates are included to route the various pulses and to provide 
sufficient drive to the commoned trigger and •clear' lines of the Rp 
register,
A3,1,5* Theoretical performance.
The supply line current drain (see section 6.8,1, chapter 6) is 
0.75A. The time to load in a new value to the Xp register is 85nSec, 
worst case.
The additional time, added on to the integration period between the
encoding of dz and the encoding of dz is 50nSec, worst case, and this is
P
the amount that must be added to the existing time period between the 
'write Y^r and 'write dz^ ' pulses of the main integrator.
Prom section 7*4*1, chapter 7, the worst case iteration time of the 
integrator alone is 680nSec representing 1.47 million iterations per second. 
The time for integrator and attached potentiometers (since all potentiometers 
can work concurrently) is 730nSec, which is 1.37 million iterations per 
second.
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